ICS671M-03IT [ICSI]
3.3 Volt Zero Delay, Low Skew Buffer; 3.3伏零延迟，低偏移缓冲器
| 型号： | ICS671M-03IT |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | 3.3 Volt Zero Delay, Low Skew Buffer |
| 文件： | 总4页 (文件大小：48K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICS671-03
3.3 Volt Zero Delay, Low Skew Buffer
Description
Features
The ICS671-03 is a low phase noise, high speed PLL
based, 8 output, low skew zero delay buffer. Based on
ICS’s proprietary low jitter Phase Locked Loop (PLL)
techniques, the device provides eight low skew
outputs at speeds up to 133 MHz at 3.3 V. The
outputs can be generated from the PLL (for zero
delay), or directly from the input (for testing), and can
be set to tri-state mode or to stop at a low level. For
normal operation as a zero delay buffer, any output
clock is tied to the FBIN pin.
• Packaged in 16 pin narrow (150 mil) SOIC
• Clock outputs from 10 to 133 MHz
• Zero input-output delay
• Eight low-skew (<200 ps) outputs
• Device-to-device skew <700 ps
• Low jitter (<200 ps)
• Full CMOS outputs with 25 mA output drive
capability at TTL levels
• 5 V tolerant FBIN and CLKIN pins
• Tri-state mode for board-level testing
• Advanced, low power, sub-micron CMOS process
• 3.3 V operating voltage
ICS manufactures the largest variety of clock
generators and buffers, and is the largest clock
supplier in the world.
• Industrial temperature range of -40 to 85 °C
Block Diagram
2
Control
Logic
S2, S1
CLKA1
CLKA2
CLKA3
CLKA4
CLKIN
Clock
Synthesis
PLL
CLKB1
CLKB2
CLKB3
CLKB4
FBIN
Feedback is shown from CLKB4 for illustration, but may
come from any output.
MDS 671-03 A
1
Revision 072501
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408) 295-9800 tel • www.icst.com
ICS671-03
3.3 Volt Zero Delay, Low Skew Buffer
Pin Assignment
16
15
14
CLKIN
CLKA1
CLKA2
VDD
1
FBIN
2
3
4
5
6
7
8
CLKA4
CLKA3
VDD
13
12
GND
GND
11
10
9
CLKB1
CLKB4
CLKB3
S1
CLKB2
S2
16 pin narrow (150 mil) SOIC
Output Clock Mode Select Table
S2
0
S1
0
CLKA1:A4
Tri-state (Note 1)
Stopped Low
Running
CLKB1:B4
Tri-state (Note 1)
Stopped Low
Running
A & B Source
PLL
PLL Status
ON
0
1
none
OFF
1
0
CLKIN (Note 2)
PLL
OFF
1
1
Running
Running
ON
Notes: 1. Outputs are in high impedance state with weak pulldowns.
2. Buffer mode only; not zero delay between input and output.
Pin Descriptions
Number
Name
Type Description
1
CLKIN
I
O
P
P
O
I
Clock Input. (5 V tolerant)
2, 3, 14, 15 CLKA1:A4
Clock Outputs A1:A4. See above table. Outputs have weak pulldown resistors.
Power supply. Connect both pins to 3.3 V.
4, 13
5, 12
VDD
GND
Connect to ground.
6, 7, 10, 11 CLKB1:B4
Clock Outputs B1:B4. See above table. Outputs have weak pulldown resistors.
Select input 2. See table above. Internal pull-up.
8
9
S2
S1
I
Select input 1. See table above. Internal pull-up.
16
FBIN
I
Feedback Input. Connect to any output under normal operation. (5 V tolerant)
Key: I = Input; O = output; P = power supply connection. Outputs have a weak internal pull-down when in tri-state
mode.
External Components
The ICS671-03 requires a minimum number of external components for proper operation. Decoupling capacitors of
0.01µF should be connected between VDD and GND on pins 4 and 5, and VDD and GND on pins 13 and 12, as
close to the device as possible. A series termination resistor of 33 W may be used close to each clock output pin to
reduce reflections.
MDS 671-03 A
2
Revision 072501
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408) 295-9800 tel • www.icst.com
ICS671-03
3.3 Volt Zero Delay, Low Skew Buffer
Electrical Specifications
Parameter
Conditions
Minimum Typical Maximum Units
ABSOLUTE MAXIMUM RATINGS (note 1)
Supply voltage, VDD
Referenced to GND
Referenced to GND
-0.5
-0.5
-0.5
2000
-40
7
V
V
Inputs and Clock Outputs
CLKIN and FBIN Inputs
Electrostatic Discharge
Ambient Operating Temperature
Soldering Temperature
Junction temperature
VDD+0.5
5.5
MIL-STD-883
V
85
°C
°C
°C
°C
Max of 10 seconds
260
150
150
Storage temperature
-65
DC CHARACTERISTICS (VDD = 3.3 V unless specified otherwise)
Operating Voltage, VDD
3.00
2
3.60
0.8
0.4
70
V
V
Input High Voltage, VIH
Input Low Voltage, VIL
V
Output High Voltage, VOH
IOH=-12 mA
2.4
V
Output Low Voltage, VOL
IOL=12 mA
V
Output High Voltage, VOH, CMOS level
Operating Supply Current, IDD (Note 2)
Power Down Supply Current, IDD
IOH=-8mA
VDD-0.4
V
No Load, S2=1, S1=1
CLKIN=0, S2=0, S1=1
CLKIN=0 (Note 3)
Each output
mA
mA
mA
mA
pF
1.3
1.3
±50
5
Short Circuit Current
Input Capacitance
S2, S1, FBIN
AC CHARACTERISTICS (VDD = 3.3 V unless specified otherwise)
Input Clock Frequency
See table on page 2
See table on page 2
0.8 to 2.0V
10
10
133
133
1.5
MHz
MHz
ns
Output Clock Frequency
Output Clock Rise Time, CL=30pF
Output Clock Fall Time, CL=30pF
Output Clock Duty Cycle, VDD=3.3V
Device to Device Skew, equally loaded
2.0 to 0.8V
1.25
55
ns
At VDD/2
45
50
%
rising edges at VDD/2
rising edges at VDD/2
700
200
ps
Output to Output Skew, equally loaded
Input to Output Skew, FBIN to CLKA4, S1=1, S0 =1
(Note 2)
ps
rising edges at VDD/2
±250
ps
ps
ps
ms
Maximum Absolute Jitter
Cycle to Cycle Jitter, 30pF loads
PLL Lock Time (Note 4)
130
300
1.0
Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the
device. Prolonged exposure to levels above the operating limits but below the Absolute Maximums may
affect device reliability.
2. With CLKIN = 100 MHz, FBIN to CLKA4, all outputs at 100 MHz.
3. When there is no clock signal present at CLKIN, the ICS671-03 will enter a power down mode. The PLL is
stopped and the outputs are tri-state.
4. With VDD at a steady state, and valid clocks at CLKIN and FBIN.
MDS 671-03 A
3
Revision 072501
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408) 295-9800 tel • www.icst.com
ICS671-03
3.3 Volt Zero Delay, Low Skew Buffer
Package Outline and Package Dimensions
(For current dimensional specifications, see JEDEC Publication No. 95.)
16 pin SOIC narrow
Inches
Min Max
Millimeters
Min Max
Symbol
A
A1
B
0.0532 0.0688 1.35
0.0040 0.0098 0.10
0.0130 0.0200 0.33
0.0075 0.0098 0.19
1.75
0.24
0.51
0.24
E
H
INDEX
AREA
C
D
E
0.3859 0.3937 9.80 10.00
0.1497 0.1574 3.80
4.00
e
.050 BSC
1.27 BSC
1
2
H
h
0.2284 0.2440 5.80
0.0099 0.0195 0.25
0.0160 0.0500 0.41
6.20
0.50
1.27
h x 45°
D
L
A
A1
C
B
e
L
Ordering Information
Part/Order Number
ICS671M-03I
Marking
Shipping packaging
tubes
Package
Temperature
-40 to +85 °C
-40 to +85 °C
ICS671M-03I
ICS671M-03I
16 pin SOIC
16 pin SOIC
ICS671M-03IT
tape and reel
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems,
Incorporated (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third
parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in
normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or
other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the
right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life
support devices or critical medical instruments.
MDS 671-03 A
4
Revision 072501
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408) 295-9800 tel • www.icst.com
相关型号：
ICS671M-05ILF
PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16
IDT
ICS671M-05ILFT
PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16
IDT
ICS672M-01LF
PLL Based Clock Driver, 672 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, LEAD FREE, SOIC-16
IDT
ICS672M-01LFT
PLL Based Clock Driver, 672 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, LEAD FREE, SOIC-16
IDT
©2020 ICPDF网 联系我们和版权申明