ICS83056I-01 [ICSI]
6-BIT, 2 : 1, SINGLE-ENDED MULTIPLEXER; 6位， 2 ： 1的单端多路复用器
| 型号： | ICS83056I-01 |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | 6-BIT, 2 : 1, SINGLE-ENDED MULTIPLEXER |
| 文件： | 总12页 (文件大小：210K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
GENERAL DESCRIPTION
FEATURES
The ICS83056I-01 is a 6-bit, 2:1, Single-ended Mul- • 6-bit, 2:1 single-ended multiplexer
tiplexer and a member of the HiPerClockS™fam-
ICS
• Nominal output impedance: 15Ω (VDDO =3 .3V)
• Maximum output frequency: 250MHz
• Propagation delay: 2.5ns (typical)
• Input skew: 45ps (typical)
HiPerClockS™
ily of High Performance Clock Solutions from ICS.
The ICS83056I-01 has two selectable single-ended
clock inputs and six single-ended clock outputs.
The output has a VDDO pin which may be set at 3.3V, 2.5V, or
1.8V, making the device ideal for use in voltage translation ap-
plications. An output enable pin places the output in
a high impedance state which may be useful for testing or
debug.Possible applications include systems with up to 6 trans-
ceivers which need to be independently set for different rates.
For example, a board may have six transceivers, each of which
need to be independently configured for 1 Gigabit Ethernet or
1 Gigabit Fibre Channel rates. Another possible application may
require the ports to be independently set for FEC (Forward Er-
ror Correction) or non-FEC rates. The device operates up to
250MHz and is packaged in a 20 TSSOP.
• Part-to-part skew: TBD
• Additive phase jitter, RMS (12KHz - 20MHz):
0.07ps (typical)
• Operating supply modes:
VDD/VDDO
3.3V/3.3V
3.3V/2.5V
3.3V/1.8V
2.5V/2.5V
2.5V/1.8V
• -40°C to 85°C ambient operating temperature
BLOCK DIAGRAM
PIN ASSIGNMENT
1
2
3
4
5
6
7
8
20
19
18
17
16
15
14
13
12
11
SEL5
Q5
VDDO
GND
Q4
SEL4
CLK1
VDD
SEL0
Q0
VDDO
GND
Q1
SEL1
CLK0
OE
Pulldown
SEL0
Pulldown
CLK0
CLK1
0
1
Q0
Pulldown
9
10
Q3
SEL3
Q2
SEL2
ICS83056I-01
0
1
20-LeadTSSOP
Q5
6.5mm x 4.4mm x 0.92mm package body
G Package
Top View
Pulldown
SEL5
OE
Pullup
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
1
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
TABLE 1. PIN DESCRIPTIONS
Number
Name
Type
Description
1, 6
10, 11
15, 20
2, 5, 9,
12, 16, 19
SEL5, SEL4,
SEL3, SEL2,
SEL1, SEL0
Q5, Q4, Q3,
Q2, Q1, Q0
Clock select input. See Control Input Function Table.
LVCMOS / LVTTL interface levels.
Input Pulldown
Output
Single-ended clock output. LVCMOS/LVTTL interface levels.
3, 18
4, 17
7, 14
8
VDDO
GND
Power
Power
Output supply pin.
Power supply ground.
CLK1, CLK0
VDD
Input Pulldown Single-ended clock inputs. LVCMOS/LVTTL interface levels.
Power
Input
Core supply pin.
Output enable. When LOW, outputs are in HIGH impedance state.
When HIGH, outputs are active. LVCMOS / LVTTL interface levels.
13
OE
Pullup
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Units
pF
Symbol Parameter
Test Conditions
Minimum Typical Maximum
CIN
Input Capacitance
Input Pullup Resistor
4
RPULLUP
51
51
KΩ
RPULLDOWN Input Pulldown Resistor
KΩ
Power Dissipation Capacitance
(per output)
CPD
11
15
pF
ROUT
Output Impedance
Ω
TABLE 3. CONTROL INPUT FUNCTION TABLE
Control Inputs
Outputs
SEL5 SEL4
SEL3 SEL2
SEL1 SEL0
Q5
Q4
Q3
Q2
Q1
CLK0 CLK0
CLK0 CLK1
CLK1 CLK0
Q0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
CLK0 CLK0
CLK0 CLK0
CLK0 CLK0
CLK0
CLK0
CLK0
CLK0
CLK0
CLK0
•
•
•
•
•
•
1
1
1
1
1
1
1
1
1
1
1
1
0
1
1
1
0
1
CLK1 CLK1
CLK1 CLK1
CLK1 CLK1
CLK1
CLK1
CLK1
CLK1 CLK0
CLK1
CLK1
CLK1
CLK1 CLK0
CLK1 CLK1
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
2
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
ABSOLUTE MAXIMUM RATINGS
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device.These ratings are stress specifications only.Functional
operation of product at these conditions or any conditions be-
yond those listed in the DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
SupplyVoltage, V
4.6V
DD
Inputs, V
-0.5V to VDD + 0.5 V
-0.5V to VDDO + 0.5V
73.2°C/W (0 lfpm)
-65°C to 150°C
I
Outputs, VO
PackageThermal Impedance, θ
JA
StorageTemperature, T
STG
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VDD = 3.3V 5ꢀ, VDDO = 3.3V 5ꢀ, OR 2.5V 5ꢀ, OR 1.8V 0.2V,
TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
VDD
Core Supply Voltage
3.135
3.135
2.375
1.6
3.3
3.3
2.5
1.8
32
4
3.465
3.465
2.625
2.0
V
V
VDDO
Output Supply Voltage
V
V
IDD
Power Supply Current
Output Supply Current
mA
mA
IDDO
TABLE 4B. POWER SUPPLY DC CHARACTERISTICS, VDD = 2.5V 5ꢀ, VDDO = 2.5V 5ꢀ, OR 1.8V 0.2V, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
VDD
Core Supply Voltage
2.375
2.375
1.6
2.5
2.5
1.8
30
4
2.625
2.625
2.0
V
V
VDDO
Output Supply Voltage
V
IDD
Power Supply Current
Output Supply Current
mA
mA
IDDO
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
3
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
TABLE 4C. LVCMOS/LVTTL DC CHARACTERISTICS, TA = -40°C TO 85°C
Symbol Parameter Test Conditions
DD = 3.3V 5ꢀ
Minimum Typical Maximum Units
V
2
VDD + 0.3
VDD + 0.3
VDD + 0.3
VDD + 0.3
1.3
V
V
V
V
V
V
V
V
CLK0, CLK1
VDD = 2.5V 5ꢀ
VDD = 3.3V 5ꢀ
VDD = 2.5V 5ꢀ
1.7
2
VIH
Input High Voltage
OE,
SEL0:SEL5
1.7
-0.3
-0.3
-0.3
-0.3
V
DD = 3.3V 5ꢀ
CLK0, CLK1
VDD = 2.5V 5ꢀ
VDD = 3.3V 5ꢀ
VDD = 2.5V 5ꢀ
0.7
VIL
Input Low Voltage
1.3
OE,
SEL0:SEL5
0.7
CLK0, CLK1,
SEL0:SEL5
V
DD = 3.3V or 2.5V 5ꢀ
150
5
µA
µA
µA
IIH
Input High Current
Input Low Current
OE
VDD = 3.3V or 2.5V 5ꢀ
VDD = 3.3V or 2.5V 5ꢀ
CLK0, CLK1,
SEL0:SEL5
-5
IIL
OE
V
DD = 3.3V or 2.5V 5ꢀ
-150
2.6
µA
V
V
DDO = 3.3V 5ꢀ; NOTE 1
VOH
Output HighVoltage
Output Low Voltage
VDDO = 2.5V 5ꢀ; NOTE 1
VDDO = 1.8V 0.2V; NOTE 1
1.8
V
VDD - 0.3
V
V
DDO = 3.3V 5ꢀ; NOTE 1
0.5
V
VOL
VDDO = 2.5V 5ꢀ; NOTE 1
VDDO = 1.8V 0.2V; NOTE 1
0.45
0.35
V
V
NOTE 1: Outputs terminated with 50Ω to VDDO/2. See Parameter Measurement section, "Load Test Circuit" diagrams.
TABLE 5A. AC CHARACTERISTICS, VDD = VDDO = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fMAX
Output Frequency
250
MHz
Propagation Delay, Low to High;
NOTE 1
tpLH
2.5
ns
Propagation Delay, High to Low;
NOTE 1
tpHL
2.65
ns
tsk(i)
Input Skew; NOTE 5
45
ps
ps
tsk(pp)
Part-to-Part Skew; NOTE 2, 5
TBD
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter section,
NOTE 4
Integration Range:
12KHz - 20MHz
tjit
0.07
ps
tR / tF
odc
tEN
Output Rise/Fall Time
20ꢀ to 80ꢀ
535
50
ps
ꢀ
Output Duty Cycle
Output Enable Time; NOTE 3
Output Disable Time; NOTE 3
5
5
ns
ns
dB
tDIS
MUXISOL MUX Isolation
@100MHz
45
NOTE 1A: Measured from VDD/2 of the input to VDDO/2 of the output.
NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and
with equal load conditions. Using the same type of input on each device, the output is measured at VDDO/2.
NOTE 3: These parameters are guaranteed by characterization. Not tested in production.
NOTE 4: Driving only one input clock.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
4
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
TABLE 5B. AC CHARACTERISTICS, VDD = 3.3V 5ꢀ, VDDO = 2.5V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fMAX
Output Frequency
250
MHz
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
tpLH
2.7
2.7
ns
tpHL
ns
tsk(i)
Input Skew; NOTE 5
38
ps
ps
tsk(pp)
Part-to-Part Skew; NOTE 2, 5
TBD
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter section,
NOTE 4
Integration Range:
12KHz - 20MHz
tjit
0.04
ps
tR / tF
odc
tEN
Output Rise/Fall Time
20ꢀ to 80ꢀ
550
50
ps
ꢀ
Output Duty Cycle
Output Enable Time; NOTE 3
Output Disable Time; NOTE 3
5
5
ns
ns
dB
tDIS
MUXISOL MUX Isolation
@100MHz
45
NOTE 1A: Measured from VDD/2 of the input to VDDO/2 of the output.
NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and
with equal load conditions. Using the same type of input on each device, the output is measured at VDDO/2.
NOTE 3: These parameters are guaranteed by characterization. Not tested in production.
NOTE 4: Driving only one input clock.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
TABLE 5C. AC CHARACTERISTICS, VDD = 3.3V 5ꢀ, VDDO = 1.8V 0.2V, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fMAX
Output Frequency
250
MHz
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
tpLH
3
3
ns
tpHL
ns
tsk(i)
Input Skew; NOTE 5
38
ps
ps
tsk(pp)
Part-to-Part Skew; NOTE 2, 5
TBD
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter section,
NOTE 4
Integration Range:
12KHz - 20MHz
tjit
0.05
ps
tR / tF
odc
tEN
Output Rise/Fall Time
20ꢀ to 80ꢀ
595
50
ps
ꢀ
Output Duty Cycle
Output Enable Time; NOTE 3
Output Disable Time; NOTE 3
5
5
ns
ns
dB
tDIS
MUXISOL MUX Isolation
@100MHz
45
NOTE 1A: Measured from VDD/2 of the input to VDDO/2 of the output.
NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and
with equal load conditions. Using the same type of input on each device, the output is measured at VDDO/2.
NOTE 3: These parameters are guaranteed by characterization. Not tested in production.
NOTE 4: Driving only one input clock.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
5
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
TABLE 5D. AC CHARACTERISTICS, VDD = VDDO = 2.5V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fMAX
Output Frequency
250
MHz
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
tpLH
2.7
2.9
ns
tpHL
ns
tsk(i)
Input Skew; NOTE 5
45
ps
ps
tsk(pp)
Part-to-Part Skew; NOTE 2, 5
TBD
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter section,
NOTE 4
Integration Range:
12KHz - 20MHz
tjit
0.10
ps
tR / tF
odc
tEN
Output Rise/Fall Time
20ꢀ to 80ꢀ
540
50
ps
ꢀ
Output Duty Cycle
Output Enable Time; NOTE 3
Output Disable Time; NOTE 3
5
5
ns
ns
dB
tDIS
MUXISOL MUX Isolation
@100MHz
45
NOTE 1A: Measured from VDD/2 of the input to VDDO/2 of the output.
NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and
with equal load conditions. Using the same type of input on each device, the output is measured at VDDO/2.
NOTE 3: These parameters are guaranteed by characterization. Not tested in production.
NOTE 4: Driving only one input clock.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
TABLE 5E. AC CHARACTERISTICS, VDD = 2.5V 5ꢀ, VDDO = 1.8V -0.2V, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fMAX
Output Frequency
250
MHz
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
tpLH
2.9
3
ns
tpHL
ns
tsk(i)
Input Skew; NOTE 5
43
ps
ps
tsk(pp)
Part-to-Part Skew; NOTE 2, 5
TBD
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter section,
NOTE 4
Integration Range:
12KHz - 20MHz
tjit
0.07
ps
tR / tF
odc
tEN
Output Rise/Fall Time
20ꢀ to 80ꢀ
590
50
ps
ꢀ
Output Duty Cycle
Output Enable Time; NOTE 3
Output Disable Time; NOTE 3
5
5
ns
ns
dB
tDIS
MUXISOL MUX Isolation
@100MHz
45
NOTE 1A: Measured from VDD/2 of the input to VDDO/2 of the output.
NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and
with equal load conditions. Using the same type of input on each device, the output is measured at VDDO/2.
NOTE 3: These parameters are guaranteed by characterization. Not tested in production.
NOTE 4: Driving only one input clock.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
6
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
ADDITIVE PHASE JITTER
the 1Hz band to the power in the fundamental. When the re-
quired offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the funda-
mental. By investigating jitter in the frequency domain, we get a
better understanding of its effects on the desired application over
the entire time record of the signal. It is mathematically possible
to calculate an expected bit error rate given a phase noise plot.
The spectral purity in a band at a specific offset from the funda-
mental compared to the power of the fundamental is called the
dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise
power present in a 1Hz band at a specified offset from the fun-
damental frequency to the power value of the fundamental.This
ratio is expressed in decibels (dBm) or a ratio of the power in
0
-10
-20
-30
-40
Additive Phase Jitter (Random)
at 155.52MHz (12KHz - 20MHz)
= 0.07ps (typical)
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
1k
10k
100k
1M
10M
100M
OFFSET FROM CARRIER FREQUENCY (HZ)
As with most timing specifications, phase noise measure- above.The device meets the noise floor of what is shown, but
ments have issues. The primary issue relates to the limita- can actually be lower. The phase noise is dependant on the
tions of the equipment. Often the noise floor of the equipment input source and measurement equipment.
is higher than the noise floor of the device. This is illustrated
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
7
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
PARAMETER MEASUREMENT INFORMATION
1.65V 5ꢀ
1.25V 5ꢀ
SCOPE
SCOPE
VDD
VDDO
,
VDD
VDDO
,
Qx
Qx
LVCMOS
GND
LVCMOS
GND
-1.65V 5ꢀ
-1.25V 5ꢀ
3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT
2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT
2.4 0.065V
2.05V 5ꢀ 1.25V 5ꢀ
0.9V 0.1V
SCOPE
SCOPE
VDD
VDD
VDDO
VDDO
Qx
Qx
LVCMOS
LVCMOS
GND
GND
-0.9V 0.1V
-1.25V 5ꢀ
3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT
1.6V 0.025V
3.3V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT
0.9V 0.1V
Part 1
Qx
VDDO
2
SCOPE
VDD
VDDO
Qx
LVCMOS
Part 2
Qy
VDDO
GND
2
tsk(pp)
-0.9V 0.1V
2.5 CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT
PART-TO-PART SKEW
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
8
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
VDD
2
80ꢀ
tF
80ꢀ
tR
CLK0, CLK1
Q0:Q5
20ꢀ
20ꢀ
VDDO
2
Clock
Outputs
tpLH
PROPAGATION DELAY
OUTPUT RISE/FALL TIME
CLKx
VDDO
2
Q0:Q5
Q0:Q5
Pulse Width
tPD1
tPERIOD
tPW
odc =
tPERIOD
CLKy
Q0:Q5
tPD2
INPUT SKEW
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
9
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
RELIABILITY INFORMATION
TABLE 5. θJAVS. AIR FLOW TABLE FOR 20 LEAD TSSOP
θJA byVelocity (Linear Feet per Minute)
0
200
98.0°C/W
66.6°C/W
500
88.0°C/W
63.5°C/W
Single-Layer PCB, JEDEC Standard Test Boards
Multi-Layer PCB, JEDEC Standard Test Boards
114.5°C/W
73.2°C/W
NOTE: Most modern PCB designs use multi-layered boards.The data in the second row pertains to most designs.
TRANSISTOR COUNT
The transistor count for ICS83056I-01 is: 967
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
10
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP
TABLE 6. PACKAGE DIMENSIONS
Millimeters
SYMBOL
MIN
MAX
N
A
20
--
1.20
0.15
1.05
0.30
0.20
6.60
A1
A2
b
0.05
0.80
0.19
0.09
6.40
c
D
E
6.40 BASIC
0.65 BASIC
E1
e
4.30
4.50
L
0.45
0°
0.75
8°
α
aaa
--
0.10
Reference Document: JEDEC Publication 95, MO-153
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
11
PRELIMINARY
ICS83056I-01
Integrated
Circuit
Systems, Inc.
6-BIT, 2:1,
S
INGLE-ENDED
MULTIPLEXER
TABLE 7. ORDERING INFORMATION
Part/Order Number
ICS83056AGI-01
ICS83056AGI-01
Marking
Package
Shipping Packaging
tube
Temperature
-40°C to 85°C
-40°C to 85°C
ICS83056AI01
ICS83056AI01
20 Lead TSSOP
20 Lead TSSOP
2500 tape & reel
The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use
or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use
in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not
recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product
for use in life support devices or critical medical instruments.
83056AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 7, 2005
12
相关型号：
ICS83058AGILF
Multiplexer, 83058 Series, 1-Func, 8 Line Input, 1 Line Output, True Output, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16
IDT
©2020 ICPDF网 联系我们和版权申明