ICS9148YF-82 [ICSI]
Frequency Generator & Integrated Buffers for PENTIUM/ProTM; 频率发生器和缓冲器集成奔腾/ ProTM
| 型号： | ICS9148YF-82 |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| 文件： | 总16页 (文件大小：830K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Integrated
Circuit
Systems, Inc.
ICS9148-82
Frequency Generator & Integrated Buffers for PENTIUM/ProTM
General Description
Features
The ICS9148-82 generates all clocks required for high speed
RISCorCISCmicroprocessorsystemssuchasIntel PentiumPro
orCyrix. Eightdifferentreferencefrequencymultiplyingfactors
are externally selectable with smooth frequency transitions.
Generates the following system clocks:
-3CPU(2.5V/3.3V)upto100MHz.
-6PCI(3.3V)@ 33.3MHz
-3AGP(3.3V)@2x PCI
-13SDRAMs(3.3V)upto100MHz
-1REF(3.3V)@14.318MHz
Spread spectrum may be enabled through I2C programming.
Spread spectrum typically reduces system EMI by 8dB to
10dB. This simplifies EMI qualification without resorting to
board design iterations or costly shielding. The ICS9148-82
employs a proprietary closed loop design, which tightly
controls the percentage of spreading over process and
temperature variations.
Skew characteristics:
-CPUCPU<250ps
- CPU(early) PCI : 1-4ns, Center 2.6ns
-AGP-PCI:500ps
Supports Spread Spectrum modulation & I2C
programming for Power Management, Frequency Select
Efficient Power management scheme through PCI and
CPUSTOPCLOCKS.
Serial programming I2C interface allows changing functions,
stop clock programming and frequency selection. The
SDRAM12 output may be used as a feed back into an off chip
PLL.
Uses external 14.318MHz crystal
48pin300milSSOP.
Block Diagram
Pin Configuration
Power Groups
VDD1=REF(0:1),X1,X2
48-Pin SSOP
VDD2=PCICLK_F,PCICLK(0:5)
VDD3=SDRAM(0:12), supplyforPLLcore
VDD4=AGP(1:2)
* Internal Pull-up Resistor of
240K to 3.3V on indicated inputs
VDD5=FixedPLL,48MHz,AGP0
VDDL= CPUCLK(0:2)
Pentium is a trademark of Intel Corporation
I2C is a trademark of Philips Corporation
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
9148-82 Rev A 3/25/99
information being relied upon by the customer is current and accurate.
ICS9148-82
Pin Descriptions
PIN NUMBER
PIN NAME
VDD1
REF0
TYPE
PWR
OUT
DESCRIPTION
Ref (0:2), XTAL power supply, nominal 3.3V
14.318 Mhz reference clock.
Indicates whether VDDL2 is 3.3V or 2.5V. High=2.5V CPU, LOW=3.3V
CPU1. Latched input2
1
2
CPU3.3#_2.51,2
IN
PWR
IN
3,9,16,22,27,
33,39,45
GND
X1
Ground
Crystal input, has internal load cap (33pF) and feedback
resistor from X2
4
Crystal output, nominally 14.318MHz. Has internal load
cap (33pF)
Supply for PCICLK_F and PCICLK (0:5), nominal 3.3V
Free running PCI clock output. Synchronous with CPUCLKs with 1-4ns skew
(CPU early) This is not affected by PCI_STOP#
Frequency select pin. Latched Input. Along with other FS pins determins the
CPU, SDRAM, PCI & AGP frewuencies.
5
6
X2
OUT
PWR
OUT
VDD2
PCICLK_F
7
FS11, 2
IN
PCICLK0
FS21, 2
OUT
IN
PCI clock outputs. Synchrounous CPUCLKs with 1-4ns skew (CPU early)
Frequency select pin. Latched Input
8
10, 11, 12, 13
PCICLK(1:4)
VDD5
BUFFERIN
OUT
PWR
IN
PCI clock outputs. Synchrounous CPUCLKs with 1-4ns skew (CPU early)
Supply for fixed PLL, 48MHz, AGP0
Input pin for SDRAM buffers.
14
15
Halts CPUCLK (0:3) clocks at logic 0 level, when input low (in Mobile
Mode, MODE=0)
SDRAM clock output
Halts PCICLK(0:5) clocks at logic 0 level, when input low (In mobile mode,
MODE=0)
SDRAM clock output
CPU_STOP#1
SDRAM 11
PCI_STOP#1
SDRAM 10
SDRAM (0:9)
IN
17
18
OUT
IN
OUT
OUT
28, 29, 31, 32, 34,
35,37,38
SDRAM clock outputs.
This asynchronous input halts AGP(1:2) clocks at logic "0" level when input
low (in Mobile Mode, MODE=0) Does not affect AGP0
SDRAM clock output
This asyncheronous Power Down input Stops the VCO, crystal & internal
clocks when active, Low. (In Mobile Mode, MODE=0)
SDRAM clock output
AGP_STOP#
SDRAM9
PD#
IN
20
OUT
IN
21
SDRAM8
VDD3
OUT
PWR
Supply for SDRAM (0:11), CPU Core, 48MHz clocks,
19,30,36
nominal 3.3V.
23
24
SDATA
SCLK
IN
IN
Data input for I2C serial input.
Clock input of I2C input
Advanced Graphic Port output, powered by VDD4. Not affected by
AGP_STOP#
AGP0
OUT
25
Pin 17, 18, 20 & 21 function select pin, 1=Desktop Mode, 0=Mobile Mode.
Latched Input.
48MHz output clock for USB timing.
Frequency select pin. Latched Input. Along with other FS pins determins the
CPU, SDRAM, PCI & AGP frewuencies.
CPU clock outputs, powered by VDDL2. Low if CPU_STOP#=Low
Feedback SDRAM clock output.
Supply for CPU (0:3), either 2.5V or 3.3V nominal
Advanced Graphic Port outputs, powered by VDD4.
Supply for AGP (0:2)
MODE1, 2
48MHz
FS01, 2
IN
OUT
IN
26
41, 43, 44
40
42
46, 47
48
CPUCLK(0:3)
SDRAM12
VDDL
AGP (1:2)
VDD4
OUT
OUT
PWR
OUT
PWR
Notes:
1: Internal Pull-up Resistor of 240K to 3.3V on indicated inputs
2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to
program logic Hi to VDD or GND for logic low.
2
ICS9148-82
Mode Pin - Power Management Input Control
MODE, Pin 25
(Latched Input)
Pin 17
Pin 18
Pin 20
Pin 21
CPU_STOP#
(INPUT)
SDRAM 11
(OUTPUT)
PCI_STOP#
(INPUT)
SDRAM 10
(OUTPUT)
AGP_STOP#
(INPUT)
SDRAM 9
(OUTPUT)
PD#
0
(INPUT)
SDRAM 8
(OUTPUT)
1
Power Management Functionality
AGP,
CPUCLK
Outputs
PCICLK_F,
REF, 48MHz
and SDRAM
PCICLK
(0:5)
Crystal
OSC
AGP_STOP# CPU_STOP# PCI_STOP#
VCO
AGP(1:2)
1
1
1
0
0
1
1
1
1
1
0
1
Stopped Low
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Running
Stopped Low
Running
Running
Running Stopped Low
CPU 3.3#_2.5V Buffer selector for CPUCLK drivers.
CPU3.3#_2.5
Buffer Selected for
Input level
operation at:
(Latched Data)
1
0
2.5V VDD
3.3V VDD
Functionality
VDD1, 2, 3, 4=3.3V±5%,VDDL = 2.5V±5% or 3.3 ±5%, TA= 0 to 70°C
Crystal (X1, X2) = 14.31818MHz
CPU, SDRAM
(MHz)
PCI
(MHz)
AGP
(MHz)
66.6
63.5
66.6
60
REF, IOAPIC
FS2
FS1 FS0
(MHz)
14.318
14.318
14.318
14.318
14.318
14.318
14.318
14.318
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
100
95.25
83.3
75
33.3
31.75
33.3
30
37.5
34.25
33.4
30
75
75
68.5
66.8
90
68.5
66.8
60
3
ICS9148-82
General I2C serial interface information
The information in this section assumes familiarity with I2C programming.
For more information, contact ICS for an I2C programming application note.
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2 (H)
ICS clock will acknowledge
How to Read:
Controller (host) will send start bit.
Controler (host) sends the read address D3 (H)
ICS clock will acknowledge
Controller (host) sends a dummy command code
ICS clock will acknowledge
ICS clock will send the byte count
Controller (host) acknowledges
Controller (host) sends a dummy byte count
ICS clock will acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 5
ICS clock sends first byte (Byte 0) through byte 5
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
ICS clock will acknowledge each byte one at a time.
Controller (host) sends a Stop bit
How to Write:
Controller (Host)
ICS (Slave/Receiver)
How to Read:
Start Bit
Controller (Host)
ICS (Slave/Receiver)
Address
Start Bit
D2(H)
Address
D3(H)
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
Dummy Command Code
ACK
Byte Count
Dummy Byte Count
Byte 0
ACK
ACK
ACK
ACK
ACK
ACK
Byte 0
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
ACK
Stop Bit
Stop Bit
Notes:
1.
The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification.
Read-BackwillsupportIntelPIIX4"Block-Read"protocol.
2.
3.
4.
5.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
The input is operating at 3.3V logic levels.
The data byte format is 8 bit bytes.
To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The
bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte
has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those
two bytes. The data is loaded until a Stop sequence is issued.
6.
At power-on, all registers are set to a default condition, as shown.
4
ICS9148-82
Serial Configuration Command Bitmap
Byte0: Functionality and Frequency Select Register (default = 0)
Bit
Description
Must be 0 for normal operation
PWD
0
Bit 7
0 - ±0.25% Spread Spectrum Modulation
1 - ±0.6% Spread Spectrum Modulation
Bit6 Bit5 Bit4 CPU Clock
PCI
33.3
31.75
33.3
30
AGP
66.6
63.5
66.6
60
111
110
101
100
011
010
001
000
100
95.25
83.3
75
Note 1. Default at Power-up will be for latched logic inputs
to define frequency. Bits 4, 5, 6 are default to 000,
and if bit 3 is written to a 1 to use Bits 6:4, then
these should be defined to desired frequency at same
write cycle.
Bit
6:4
Note1
75
37.5
34.25
33.4
30
75
68.5
66.8
90
68.5
66.8
60
0 - Frequency is selected by hardware select,
Bit 3
Bit 2
Latched Inputs
0
0
Note: PWD = Power-Up Default
1 - Frequency is selected by Bit 6:4 (above)
Must be 0 for normal operation
I2C is a trademark of Philips Corporation
0 - Spread Spectrum center spread type.
1 - Spread Spectrum down spread type.
0 - Normal
Bit 1
Bit 0
0
0
1 - Spread Spectrum Enabled
0 - Running
1- Tristate all outputs
Byte2:PCIActive/InactiveRegister
(1 = enable, 0 = disable)
Byte 1: CPU,Active/Inactive Register
(1 = enable, 0 = disable)
Bit
Pin # PWD
Description
(Reserved)
PCICLK_F (Act/Inact)
(Reserved)
PCICLK4 (Act/Inact)
PCICLK3 (Act/Inact)
PCICLK2 (Act/Inact)
PCICLK1 (Act/Inact)
PCICLK0(Act/Inact)
Bit
Pin #
-
-
-
40
-
41
43
44
PWD
Description
(Reserved)
(Reserved)
(Reserved)
SDRAM12 (Act/Inact)
(Reserved)
CPUCLK2 (Act/Inact)
CPUCLK1 (Act/Inact)
CPUCLK0 (Act/Inact)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
1
1
1
1
1
1
1
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1
1
1
1
1
1
1
1
7
-
13
12
11
10
8
Notes:
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
1. Inactive means outputs are held LOW and are disabled
from switching.
5
ICS9148-82
Byte 4: SDRAM Active/Inactive Register
(1 = enable, 0 = disable)
Byte 3: SDRAMActive/Inactive Register
(1 = enable, 0 = disable)
Bit
Pin #
25
-
-
-
PWD
Description
AGP0 (Active/Inactive)
(Reserved)
(Reserved)
(Reserved)
SDRAM11 (Act/Inact)
(Desktop Mode Only)
SDRAM10 (Act/Inact)
(Desktop Mode Only)
SDRAM9 (Act/Inact)
SDRAM8 (Act/Inact)
Bit
Pin #
28
29
31
32
34
35
37
38
PWD
Description
SDRAM7 (Act/Inact)
SDRAM6 (Act/Inact)
SDRAM5 (Act/Inact)
SDRAM4 (Act/Inact)
SDRAM3 (Act/Inact)
SDRAM2 (Act/Inact)
SDRAM1 (Act/Inact)
SDRAM0 (Act/Inact)
Bit 7
Bit 6
Bit 5
Bit 4
1
1
1
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1
1
1
1
1
1
1
1
Bit 3
Bit 2
17
18
1
1
Bit 1
Bit 0
20
21
1
1
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Byte5:Peripheral Active/InactiveRegister
(1 = enable, 0 = disable)
Byte 6: Optional Register for Possible
Furture Requirements
Bit
Pin #
-
-
-
47
-
-
46
2
PWD
Description
(Reserved)
(Reserved)
(Reserved)
AGP1 (Act/Inact)
(Reserved)
(Reserved)
AGP2 (Act/Inact)
REF0 (Act/Inact)
Bit
Pin #
PWD
Description
(Reserved)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1
1
1
1
1
1
1
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
-
-
-
-
-
-
-
1
1
1
1
1
1
1
1
(Reserved)
(Reserved)
(Reserved)
(Reserved)
(Reserved)
(Reserved)
(Reserved)
Notes:
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
1. Byte 6 is reserved by Integrated Circuit Systems for futue
applications.
6
ICS9148-82
CPU_STOP# Timing Diagram
CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation.
CPU_STOP# is synchronized by the ICS9148-82. The minimum that the CPU clock is enabled (CPU_STOP# high pulse) is 100
CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in
a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4
CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized
to the CPU clocks inside the ICS9148-82.
3. All other clocks continue to run undisturbed. (including SDRAM outputs).
7
ICS9148-82
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9148-82. It is used to turn off the PCICLK (0:5) clocks for low power operation.
PCI_STOP# is synchronized by theICS9148-82 internally.The minimum that the PCICLK (0:5) clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with a full high pulse
width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9148.
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.
8
ICS9148-82
Shared Pin Operation -
Input/Output Pins
These figures illustrate the optimal PCB physical layout
options. These configuration resistors are of such a large
ohmic value that they do not effect the low impedance clock
signals. The layouts have been optimized to provide as little
impedance transition to the clock signal as possible, as it
passes through the programming resistor pad(s).
Pins 2, 7, 8, 25 & 26 on the ICS9148-82 serve as dual signal
functions to the device. During initial power-up, they act as
input pins. The logic level (voltage) that is present on these
pins at this time is read and stored into a 4-bit internal data
latch. At the end of Power-On reset, (see AC characteristics
for timing values), the device changes the mode of operations
for these pins to an output function. In this mode the pins
produce the specified buffered clocks to external loads.
To program (load) the internal configuration register for these
pins, a resistor is connected to either the VDD (logic 1)
power supply or the GND (logic 0) voltage potential. A 10
Kilohm(10K) resistor is used to provide both the solid CMOS
programming voltage needed during the power-up
programming period and to provide an insignificant load on
the output clock during the subsequent operating period.
Figs. 1 and 2 show the recommended means of implementing
this function. In Fig. 1 either one of the resistors is loaded
onto the board (selective stuffing) to configure the devices
internal logic. Figs. 2a and b provide a single resistor loading
option where either solder spot tabs or a physical jumper
header may be used.
Fig. 1
9
ICS9148-82
Fig. 2a
Fig. 2b
10
ICS9148-82
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70º C; Supply Voltage VDD, VDDL = 3.3 V +/-5% (unless otherwise stated)
PARAMETER
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
Input Low Current
Operating
SYMBOL
VIH
CONDITIONS
MIN
2
TYP
MAX UNITS
VDD+0.3
V
V
VIL
VSS-0.3
0.8
5
A
µ
µ
µ
IIH
VIN = VDD
0.1
2.0
A
A
IIL1
VIN = 0 V; Inputs with no pull-up resistors
VIN = 0 V; Inputs with pull-up resistors
-5
IIL2
-200
-100
112
IDD3.3OP66 CL = 0 pF; Select @ 66.8MHz
IDD3.3OP100 CL = 0 pF; Select @ 100MHz
160
mA
Supply Current
141
Input frequency
Input Capacitance1
Fi
VDD = 3.3 V;
12
27
14.318
16
5
MHz
pF
pF
ms
ms
ms
ns
CIN
Logic Inputs
CINX
TTrans
TS
X1 & X2 pins
36
0.65
0.36
< 2
45
2
Transition Time1
Settling Time1
Clk Stabilization1
To first crossing of target Freq.
From first crossing to 1% of target Freq.
From VDD = 3.3 V to 1% target Freq.
3
TSTAB
2
TCPU-PCI1 VT=1.5 V; VTL=1.25 V; f=66/100 MHz
TCPU-PCI1 VT=1.5 V;VTL=1.25 V; f=83/75 MHz
TAGP-PCI1 VT = 1.5 V; AGP leads
1
1
2.45
3.8
4
Skew1
4
ns
390
500
ps
1Guaranteed by design, not 100% tested in production.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70º C; Supply Voltage VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5% (unless otherwise stated)
PARAMETER
Operating
SYMBOL
IDD2.5OP 66
IDD2.5OP 100
TCPU-PCI1
TCPU-PCI1
TAGP-PCI1
CONDITIONS
CL = 0 pF; Select @ 66.8 MHz
CL = 0 pF; Select @ 100 MHz
VT=1.5 V; VTL=1.25 V; f=66/100 MHz
VT=1.5 V;VTL=1.25 V; f=83/75 MHz
VT=1.5 V; AGP Leads
MIN
TYP
14
MAX UNITS
20
mA
20
Supply Current
18
1
1
2.45
3.8
4
4
ns
ns
ns
Skew1
220
500
1Guaranteed by design, not 100% tested in production.
11
ICS9148-82
Electrical Characteristics - CPUCLK
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
VOH2B
VOL2B
CONDITIONS
MIN
2
TYP
MAX UNITS
V
IOH = -8.0 mA
IOL = 12 mA
VOH =1.7 V
VOL = 0.7 V
2.2
0.3
-20
26
0.4
-16
V
mA
mA
ns
IOH2B
IOL2B
19
40
1
tr2B
VOL = 0.4 V, VOH = 2.0 V
VOH = 2.0 V, VOL = 0.4 V
VT = 1.25 V
1.5
1.6
50
1.8
1.8
55
1
Fall Time
tf2B
ns
1
Duty Cycle
dt2B
%
1
Skew
tsk2B
VT = 1.25 V
60
250
ps
Jitter, Single Edge
Displacement
1
tjsrd2B
VT = 1.25 V
VT = 1.25 V
VT = 1.25 V
200
31
250
150
ps
ps
ps
1
Jitter, One Sigma
Jitter, Absolute
tj1σ2B
1
tjabs2B
-250
160
+250
1Guaranteed by design, not 100% tested in production.
Electrical Characteristics - PCICLK
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 30 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time1
SYMBOL
VOH1
CONDITIONS
MIN
2.4
TYP
3
MAX UNITS
V
IOH = -28 mA
IOL = 23 mA
VOH = 2.0 V
VOL = 0.8 V
VOL1
0.34
-60
53
0.4
-40
V
IOH1
mA
mA
IOL1
41
45
tr1
tf1
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
1.7
1.5
51
2
2
ns
ns
%
ps
Fall Time1
Duty Cycle1
Skew1
dt1
tsk1
55
250
VT = 1.5 V
60
Jitter, One Sigma1
tj1σ1a
tj1σ1b
tjabs1a
tjabs1b
VT = 1.5 V, Synchronous
VT = 1.5 V, Asynchronous
28
98
150
250
ps
ps
Jitter, Absolute1
VT = 1.5 V, Synchronous
VT = 1.5 V, Asynchronous
-250
-650
107
200
250
650
ps
ps
1Guaranteed by design, not 100% tested in production.
12
ICS9148-82
Electrical Characteristics - SDRAM
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 30 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
VOH3
CONDITIONS
MIN
2.4
TYP
MAX UNITS
V
IOH = -28 mA
IOL = 23 mA
VOH = 2.0 V
VOL = 0.8 V
2.8
0.35
-63
51
VOL3
0.4
-40
V
mA
mA
ns
IOH3
IOL3
41
45
1
Tr3
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
1.5
1.6
54
2
2
1
Fall Time
Tf3
ns
1
Duty Cycle
Dt3
55
%
Skew1
Tsk1
VT = 1.5 V
200
500
ps
Tprop
VT = 1.5 V
Propagation Delay
4
6
ns
1Guarenteed by design, not 100% tested in production.
Electrical Characteristics - AGP
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 30 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time1
SYMBOL
VOH1
CONDITIONS
MIN
2.4
TYP
3
MAX UNITS
V
IOH = -28 mA
IOL = 23 mA
VOH = 2.0 V
VOL = 0.8 V
VOL1
0.2
-60
50
0.4
-40
V
IOH1
mA
mA
IOL1
41
45
tr1
tf1
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.4 V, CPU @ 100MHz
VT = 1.5 V
1.1
1.3
50
2
2
ns
ns
%
ps
Fall Time1
Duty Cycle1
Skew1
dt1
tsk1
55
250
130
Jitter, One Sigma1
tj1σ1a
tjabs1a
tjabs1b
VT = 1.5 V, Synchronous
VT = 1.5 V, Synchronous
VT = 1.5 V, Asynchronous
2
3
5
6
%
%
%
-5
-6
2.5
4.5
Jitter, Absolute1
1Guaranteed by design, not 100% tested in production.
13
ICS9148-82
Electrical Characteristics - REF0
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
SYMBOL
VOH5
CONDITIONS
MIN
2.4
TYP
MAX UNITS
V
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
IOH = -16 mA
IOL = 9 mA
VOH = 2.0 V
VOL = 0.8 V
2.6
0.26
-32
27
VOL5
0.4
-22
V
IOH5
mA
mA
IOL5
16
Rise Time1
Fall Time1
Duty Cycle1
tr5
tf5
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
1.3
2
4
4
ns
ns
%
%
%
dt5
45
-5
55
57
3
Jitter, One Sigma1
Jitter, Absolute1
tj1s5
tjabs5
VT = 1.5 V
0.22
0.63
VT = 1.5 V
5
1Guaranteed by design, not 100% tested in production.
14
ICS9148-82
GeneralLayoutPrecautions:
1) Use a ground plane on the top layer
of the PCB in all areas not used by
traces.
2) Make all power traces and vias as
wide as possible to lower inductance.
Notes:
1 All clock outputs should have series
terminating resistor. Not shown in all
places to improve readibility of
diagram
2 Optional EMI capacitor should be
used on all CPU, SDRAM, and PCI
outputs.
3 Optional crystal load capacitors are
recommended.
CapacitorValues:
C1, C2 : Crystal load values determined by user
C3:100pFceramic
All unmarked capacitors are 0.01µF ceramic
15
ICS9148-82
SYMBOL
COMMON DIMENSIONS
VARIATIONS
D
N
MIN.
.095
.008
.088
.008
.005
NOM.
.101
.012
.090
.010
-
MAX.
.110
.016
.092
.0135
.010
MIN. NOM. MAX.
A
A1
A2
B
AC
.620
.625
.630
48
C
D
E
See Variations
.296
.292
.299
e
H
h
0.025 BSC
.406
.013
SSOP Package
.400
.010
.024
.410
.016
.040
L
.032
N
See Variations
5°
0°
8°
X
.085
.093
.100
Ordering Information
ICS9148yF-82
Example:
ICS XXXX y F - PPP
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
F=SSOP
Revision Designator (will not correlate with datasheet revision)
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV = Standard Device
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
16
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明