MK2308S-1I [ICSI]
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER; 3.3伏零延迟，低偏移缓冲器
| 型号： | MK2308S-1I |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| 文件： | 总6页 (文件大小：139K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MK2308-1
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
Description
Features
The MK2308-1 is a low phase noise, high-speed PLL
based, 8-output, low-skew zero delay buffer. Based on
ICS’ proprietary low jitter Phase Locked Loop (PLL)
techniques, the device provides eight low skew outputs
at speeds up to 133 MHz at 3.3 V. The outputs can be
generated from the PLL (for zero delay), or directly
from the input (for testing), and can be set to tri-state
mode or to stop at a low level. For normal operation as
a zero delay buffer, any output clock is tied to the FBIN
pin.
• Clock outputs from 10 to 133 MHz
• Zero input-output delay
• Eight low skew (<200 ps) outputs
• Device-to-device skew <700 ps
• Full CMOS outputs with 25 mA output drive
capability at TTL levels
• 5 V tolerant FBIN and CLKIN pins
• Tri-state mode for board-level testing
• Advanced, low power, sub-micron CMOS process
• Operating voltage of 3.3 V
ICS manufactures a variety of clock generators and
buffers.
• Industrial temperature range available
• Packaged in 16-pin SOIC
Block Diagram
VDD
2
Control
Logic
2
S2, S1
CLKA1
CLKA2
CLKA3
CLKIN
FBIN
CLKA4
1
Clock
Synthesis
PLL
0
CLKB1
CLKB2
CLKB3
CLKB4
2
Feedback is shown from CLKB4 for
illustration, but may come from any output.
GND
MDS 2308-1 A
1
Revision 100603
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 295-9800 ● www.icst.com
MK2308-1
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
Pin Assignment
CLKIN
CLKA1
CLKA2
VDD
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
FBIN
CLKA4
CLKA3
VDD
GND
GND
CLKB1
CLKB2
S2
CLKB4
CLKB3
S1
16 pin narrow (150 m il) SO IC
Output Clock Mode Select Table
S2
0
0
1
1
S1
0
1
0
1
CLKA1:A4
Tri-state (note 1)
Running
CLKB1:B4
Tri-state (note 1)
Tri-state (note 1)
Running
A & B Source
PLL
PLL
CLKIN (note 2)
PLL
PLL Status
OFF
ON
OFF
ON
Running
Running
Running
Note 1. Outputs are in high impedance state
Note 2. Buffer mode only; not zero delay between input and output
Pin Descriptions
Pin
Pin
Pin Type
Pin Description
Number
Name
1
2 - 3
4
CLKIN
CLKA1:A4
VDD
Input
Clock input (5 V tolerant).
Output Clock outputs A1:A4. See table above.
Power
Power
Power supply. Connect to 3.3 V.
Connect to ground.
5
GND
6 - 7
8
CLKB1:B4
S2
Output Clock outputs B1:B4. See table above.
Input
Input
Select input 2. See table above. Internal pull-up.
Select input 1. See table above. Internal pull-up.
9
S1
10 - 11
12
CLKB1:B4
GND
Output Clock outputs B1:B4. See table above.
Power
Power
Connect to ground.
13
VDD
Power supply. Connect to 3.3 V.
14 - 15
16
CLKA1:A4
FBIN
Output Clock outputs A1:A4. See table above.
Input Feedback input. Connect to any output under normal operation (5 V tolerant).
MDS 2308-1 A
2
Revision 100603
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 295-9800 ● www.icst.com
MK2308-1
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
External Components
The MK2308-1 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.01 mF should be connected between VDD and GND on pins 4 and 5, and VDD and GND
on pins 13 and 12, as close to the device as possible. A series termination resistor of 33Ω may be used to
each clock output pin to reduce reflections.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the MK2308-1. These ratings,
which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of
the device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Item
Rating
Supply Voltage, VDD
All Inputs and Outputs
CLKIN and FBIN inputs
Electrostatic Discharge
7 V
-0.5 V to VDD+0.5 V
-0.5 V to 5.5 V
2000 V
Ambient Operating Temperature
Industrial Temperature
Commercial temperature
Storage Temperature
0 to +70°C
-40 to +85°C
0 to 70°C
-65 to +150°C
150°C
Junction Temperature
Soldering Temperature
260°C
Recommended Operation Conditions
Parameter
Min.
-40
0
Typ.
Max.
+85
+70
Units
°C
°C
Ambient Operating Temperature (Industrial)
Ambient Operating Temperature (Commercial)
Power Supply Voltage (measured in respect to GND)
+3.0
+3.6
V
MDS 2308-1 A
3
Revision 100603
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 295-9800 ● www.icst.com
MK2308-1
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
DC Electrical Characteristics
VDD=3.3 V ±10%, Ambient temperature -40 to +85°C(Industrial), (0-70°C Commercial),
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Input Low Current
Input High Current
Output High Voltage
Output Low Voltage
Symbol
VDD
Conditions
Min.
3.0
2
Typ.
Max. Units
3.6
V
V
V
IH
V
0.8
50
100
V
IL
I
VIN = 0V
VIN = VDD
µA
µA
V
IL
I
IH
V
I
I
I
= -12 mA
= 12 mA
= -4 mA
2.4
OH
OH
OL
OH
V
0.4
70
V
V
OL
Output High Voltage,
V
VDD-0.4
OH
CMOS level
Operating Supply Current
IDD
No Load, S2 = 1, S1 = 1,
Note 1
mA
Power Down Supply
Current
IDDPD CLKIN = 0, S2 = 0, S1 = 1
CLKIN = 0, Note 2
12
12
±50
5
µA
µA
mA
pF
Short Circuit Current
Input Capacitance
I
Each output
S2, S1, FBIN
OS
C
IN
AC Electrical Characteristics
VDD = 3.3 V ±10%, Ambient Temperature -40 to +85°C(Industrial), (0-70°C Commercial)
Parameter
Symbol
Conditions
See table on page 2
See table on page 2
0.8 to 2.0 V, CL=30 pF
2.0 to 0.8 V, CL=30 pF
measured at VDD/2
rising edges at VDD/2
rising edges at VDD/2
Min. Typ. Max. Units
Input Clock Frequency
Output Clock Frequency
Output Rise Time
f
10
10
133
133
1.5
MHz
MHz
ns
IN
t
OR
Output Fall Time
t
t
1.25
55
ns
%
OF
DC
Output Clock Duty Cycle
Device to Device Skew
Output to Output Skew
Input to Output Skew
45
50
700
200
±250
ps
ps
ps
rising edges at VDD/2, FBIN to
CLKA4, S1 = 1, S0 = 1, Note 1
Maximum Absolute Jitter
CL=15 pF, measured at 66.67M
130
ps
MDS 2308-1 A
4
Revision 100603
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 295-9800 ● www.icst.com
MK2308-1
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
Parameter
Cycle to Cycle Jitter
Symbol
Conditions
CL=30 pF, measured at 66.67M
CL=15 pF, measured at 66.67M
Min. Typ. Max. Units
200
200
100
ps
ps
ps
CL=15 pF, measured at
133.33M
PLL Lock Time
Note 3
1.0
ms
Note 1: With CLKIN = 100MHz, FBIN to CLKA4, all outputs at 100 MHz
Note 2: When there is no clock signal present at CLKIN, the MK2308-1 will enter power down mode. The
PLL is stopped and the outputs are tri-state.
Note 3: With VDD at a steady rate and valid clocks at CLKIN and FBIN
Thermal Characteristics
Parameter
Symbol
Conditions
Min.
Typ. Max. Units
Thermal Resistance Junction to
Ambient
θ
θ
θ
θ
Still air
120
115
105
58
°C/W
°C/W
°C/W
°C/W
JA
JA
JA
JC
1 m/s air flow
3 m/s air flow
Thermal Resistance Junction to Case
MDS 2308-1 A
5
Revision 100603
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 295-9800 ● www.icst.com
MK2308-1
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
Package Outline and Package Dimensions (16-pin SOIC, 150 Mil. Narrow Body)
Package dimensions are kept current with JEDEC Publication No. 95
Millimeters
Inches
16
Symbol
Min
Max
1.75
0.25
0.51
0.25
10.00
4.00
Min
Max
A
A1
B
C
D
E
e
1.35
0.10
0.33
0.19
9.80
3.80
.0532
.0040
.013
.0688
.0098
.020
E
H
INDEX
AREA
.0075
.3859
.1497
.0098
.3937
.1574
1.27 BASIC
0.050 BASIC
1
2
H
h
5.80
0.25
0.40
0°
6.20
.2284
.010
.016
0°
.2440
.020
.050
8°
0.50
1.27
8°
D
L
α
A
h x 45
A1
C
- C -
e
SEATING
PLANE
B
L
.10 (.004)
C
Ordering Information
Part / Order Number
Marking
Shipping
packaging
Tubes
Tape and Reel
Tubes
Tape and Reel
Package
Temperature
MK2308S-1I
MK2308S-1IT
MK2308S-1
MK2308S-1T
MK2308S-1I
MK2308S-1I
MK2308S-1
MK2308S-1
16-pin SOIC
16-pin SOIC
16-pin SOIC
16-pin SOIC
-40 to +85° C
-40 to +85° C
0 to +70° C
0 to +70° C
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no
responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other
circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as
those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without
additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant
any ICS product for use in life support devices or critical medical instruments.
MDS 2308-1 A
6
Revision 100603
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 295-9800 ● www.icst.com
相关型号：
MK2308S-1ILF
PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, LEAD FREE, SOIC-16
IDT
MK2308S-1ILFT
PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, LEAD FREE, SOIC-16
IDT
MK2308S-1LF
PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, LEAD FREE, SOIC-16
IDT
MK2308S-1LFT
PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, LEAD FREE, SOIC-16
IDT
MK2308S-2
PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16
IDT
MK2308S-2I
PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16
IDT
©2020 ICPDF网 联系我们和版权申明