MK3771-17RLF [ICSI]
VCXO and HDTV Set-Top Clock Source; VCXO和HDTV机顶盒时钟源
| 型号： | MK3771-17RLF |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | VCXO and HDTV Set-Top Clock Source |
| 文件： | 总8页 (文件大小：184K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MK3771-17
VCXO and HDTV Set-Top Clock Source
Description
Features
The MK3771-17 is a low cost, low jitter,
high-perfomance VCXO and clock synthesizer
• Packaged in 28-pin SSOP
• Available in Pb (lead) free package
designed for set-top boxes and HDTV receivers. The
on-chip Voltage Controlled Crystal Oscillator accepts a
0 to 3.3 V input voltage to cause the output clocks to
vary by 100 ppm. Using ICS’s patented VCXO and
analog Phase-Locked Loop (PLL) techniques, the
device uses an inexpensive 13.5 MHz crystal input to
produce multiple output clocks including selectable
BCLK, a selectable audio clock, two communications
clocks, a 13.5 MHz clock, and three 27 MHz clocks. All
clocks are frequency locked to the 27 MHz output (and
to each other) with zero ppm error, so any output can
be used as the VCXO output.
• HDTV frequencies of 74.25 and 74.175824 MHz
• On-chip patented VCXO with pull range of 200 ppm
(minimum)
• VCXO tuning voltage of 0 to 3.3 V
• Supports Ethernet with 20 and 25 MHz clocks
• Modem clocks of 11.0592 and 24.576 MHz option
• Audio clocks support 32 kHz, 44.1 kHz, 48 kHz and
96 kHz sampling rates
• Zero ppm synthesis error in all clocks (all exactly
track 27MHz VCXO)
• Uses an inexpensive 13.5 MHz crystal
• Full CMOS output swings with 12 mA output
• drive capability at TTL levels
• Advanced, low power, sub-micron CMOS process
• 3.3 V 5ꢀ operating supply
Block Diagram
3
AS2:0
Audio Clock
2
BS1, BS0
PLL Clock
Synthesis
Circuitry
BCLK
CS
CCLK1
CCLK2
VIN
Voltage
Controlled
Crystal
XI
108 MHz or 27 MHz
54 MHz or 27 MHz
27 MHz
X8
PLL
13.5 MHz
pullable crystal
Oscillator
XO
Divide
Logic
VS
13.5 MHz or 27 MHz
MDS 3771-17 C
1
Revision 083104
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
MK3771-17
VCXO and HDTV Set-Top Clock Source
B and C Clocks (MHz)
Pin Assignment
BS1 BS0 CS
BCLK
74.175
74.175
74.25
74.25
5.06
CCLK1
20
CCLK2
25
BS0
X2
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
AS1
0
0
0
0
1
1
0
0
1
1
0
0
0
1
1
1
0
1
0
1
0
1
0
1
0
M
1
0
M
1
2
AS0
11.0592
20
24.576
25
3
X1
VCLK2
VCLK1
GND
VDD
VDD
VIN
4
0
5
0
11.0592
20
24.576
25
6
VCLK4
VDD
M
M
M
M
1
VDD
VDD
CS
7
5.06
11.0592
20
24.576
25
8
AS2
10.12
10.12
48
9
GND
11.0592
20
24.576
25
10
11
12
13
14
GND
GND
BCLK
VS
GND
VCLK3
CCLK1
BS1
1
48
7.3728
11.0592
20
24
1
48
24.576
25
ACLK
CCLK2
1
14.318
14.318
14.318
1
7.3728
11.0592
28.636
24.576
Audio Clocks (MHz)
1
AS2
0
AS1
0
AS0
0
ACLK
8.192
VCXO Clocks (MHz)
0
0
1
11.2896
12.288
16.9344
16.384
22.5792
18.432
24.576
VS
0
VCLK1
27
VCLK2
27
VCLK3
27
VCLK4
0
1
0
108
108
27
0
1
1
M
1
27
54
13.5
27
1
0
0
27
27
1
0
1
1
1
0
1
1
1
MDS 3771-17 C
2
Revision 083104
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
MK3771-17
VCXO and HDTV Set-Top Clock Source
Pin Descriptions
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
BS0
X2
I
XO
XI
P
B clock select 0.
2
Crystal connection. Connect to a pullable 13.5 MHz crystal.
Crystal connection. Connect to a pullable 13.5 MHz crystal.
Connect to +3.3 V.
3
X1
4, 5, 7, 8, 22
6
VDD
VIN
I
Analog control voltage for VCXO. Pulls outputs 100 ppm by varying from
0 to 3.3 V.
9
CS
TI
P
Communications Clock Select. Selects CCLK 1 and 2 per table above.
Internal pull-up.
10, 11, 19,
20, 24
GND
Connect to ground.
12
13
BCLK
VS
O
B clock output. Determined by status of AS2:0 per table above.
TI
VCXO Clock Select. Selects frequencies on VCLK1-VCLK4 per table
above.
14
15
ACLK
O
O
Audio Clock Output. Determined by status of AS2:0 per table above.
CCLK2
Communications Clock Output 2. Determined by status of CS per table
above.
16
17
BS1
TI
O
B Clock Select 1. Selects BCLK frequency. See table above.
CCLK1
Communications Clock Output 1. Determined by status of CS per table
above.
18
21
VCLK3
AS2
O
I
VCXO Clock output 3. Can be either 27 or 13.5 MHz per table above.
Audio Clock Select pin 2. Selects Audio clock on pin 14 per table above.
Internal pull-up.
23
25
26
27
VCLK4
VCLK1
VCLK2
AS0
O
O
O
I
VCXO Clock output 4. Can be either 27 or 108 MHz per table above.
VCXO Clock output 1. Always 27 MHz.
VCXO Clock output 2. Can be either 27 or 54 MHz per table above.
Audio Clock Select pin 0. Selects Audio clock on pin 14 per table above.
Internal pull-up.
28
AS1
I
Audio Clock Select pin 1. Selects Audio clock on pin 14 per table above.
Internal pull-up.
KEY:
I = Input
TI = Tri-level
O = Output
P = Power supply connection
XI, XO= Crystal connections
MDS 3771-17 C
3
Revision 083104
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
MK3771-17
VCXO and HDTV Set-Top Clock Source
Crystal Tuning Load Capacitors
External Component Selection
The crystal traces should include pads for small fixed
capacitors, one between X1 and ground, and another
between X2 and ground. Stuffing of these capacitors
on the PCB is optional. The need for these capacitors is
determined at system prototype evaluation, and is
influenced by the particular crystal used (manufacture
and frequency) and by PCB layout. The typical required
capacitor value is 1 to 4 pF.
The MK3771-17 requires a minimum number of
external components for proper operation.
Decoupling Capacitors
Decoupling capacitors of 0.01µF should be connected
between VDD and GND on pins 3 and 6, and on pins
13 and 14, as close to the MK3771-17 as possible. For
optimum device performance, the decoupling
capacitors should be mounted on the component side
of the PCB. Avoid the use of vias in the decoupling
circuit.
To determine the need for and value of the crystal
adjustment capacitors, you will need a PC board of
your final layout, a frequency counter capable of about
1 ppm resolution and accuracy, two power supplies,
and some samples of the crystals which you plan to
use in production, along with measured initial accuracy
for each crystal at the specified crystal load
capacitance, CL.
Series Termination Resistor
When the PCB traces between the clock outputs and
the loads are over 1 inch, series termination should be
used. To series terminate a 50Ω trace (a commonly
used trace impedance) place a 33Ω resistor in series
with the clock line, as close to the clock output pin as
possible. The nominal impedance of the clock output is
20Ω.
To determine the value of the crystal capacitors:
1. Connect VDD of the MK3771-17 to 3.3 V. Connect
pin 4 of the MK3771-17 to the second power supply.
Adjust the voltage on pin 4 to 0V. Measure and record
the frequency of the CLK output.
Quartz Crystal
2. Adjust the voltage on pin 4 to 3.3 V. Measure and
record the frequency of the same output.
The MK3771-17 VCXO function consists of the
external crystal and the integrated VCXO oscillator
circuit. To assure the best system performance
(frequency pull range) and reliability, a crystal device
with the recommended parameters must be used, and
the layout guidelines discussed in the following section
must be followed.
To calculate the centering error:
(f3.3V – ftarget) + (f0V – ftarget
)
Error = 106x
– errorxtal
-----------------------------------------------------------------------------
ftarget
Where:
= nominal crystal frequency
The frequency of oscillation of a quartz crystal is
determined by its “cut” and by the load capacitors
connected to it. The MK3771-17 incorporates on-chip
variable load capacitors that “pull” (change) the
frequency of the crystal. The crystal specified for use
with the MK3771-17 is designed to have zero
frequency error when the total of on-chip + stray
capacitance is 14 pF.
f
target
error
=actual initial accuracy (in ppm) of the crystal
xtal
being measured
If the centering error is less than 25 ppm, no
adjustment is needed. If the centering error is more
than 25ppm negative, the PC board has excessive
stray capacitance and a new PCB layout should be
considered to reduce stray capacitance. (Alternately,
the crystal may be re-specified to a higher load
capacitance. Contact ICS for details.) If the centering
error is more than 25ppm positive, add identical fixed
centering capacitors from each crystal pin to ground.
The value for each of these caps (in pF) is given by:
The external crystal must be connected as close to the
chip as possible and should be on the same side of the
PCB as the MK3771-17. There should be no vias
between the crystal pins and the X1 and X2 device
pins. There should be no signal traces underneath or
close to the crystal.
Please see application note MAN05 for recommended
crystal parameters and suppliers.
External Capacitor =
2 x (centering error)/(trim sensitivity)
MDS 3771-17 C
4
Revision 083104
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
MK3771-17
VCXO and HDTV Set-Top Clock Source
Trim sensitivity is a parameter which can be supplied by
your crystal vendor. If you do not know the value,
assume it is 30 ppm/pF. After any changes, repeat the
measurement to verify that the remaining error is
acceptably low (typically less than 25ppm).
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the MK3771-17. These ratings,
which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of
the device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Item
Rating
Supply Voltage, VDD
All Inputs and Outputs
7 V
-0.5 V to VDD+0.5 V
0 to +70°C
-65 to +150°C
125°C
Ambient Operating Temperature
Storage Temperature
Junction Temperature
Soldering Temperature
260°C
Recommended Operation Conditions
Parameter
Min.
Typ.
Max.
+70
Units
°C
Ambient Operating Temperature
Power Supply Voltage (measured in respect to GND)
0
+3.15
+3.3
+3.45
V
MDS 3771-17 C
5
Revision 083104
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
MK3771-17
VCXO and HDTV Set-Top Clock Source
DC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±±%, Ambient Temperature 0 to +70°C
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage
Symbol
Conditions
Min.
3.15
2
Typ.
Max.
Units
VDD
3.3
3.45
V
V
V
V
V
V
V
V
V
Except TI pins
IH
V
Except TI pins
All TI pins
0.8
0.5
0.4
IL
V
VDD-0.5
2.4
IH
V
All TI pins
IL
V
I
I
= -12 mA
= 12 mA
OH
OH
OH
V
OL
V
CMOS level,
= -8 mA
VDD-0.4
OH
I
OH
Operating Supply Current
IDD
No load, Note 1
28
15
mA
µA
Power Down Mode Supply
Current
Short Circuit Current
Input Capacitance
Each output
All clocks
50
5
mA
pF
C
IN
Frequency Synthesis
Error
0
ppm
VIN, VCXO Control
Voltage
0
3.3
V
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±±%, Ambient Temperature 0 to +70° C
Parameter
Symbol
Conditions
Min.
Typ.
Max. Units
Input Frequency
F
13.50000
MHz
IN
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle
t
0.8 V to 2.0 V
1.5
1.5
60
ns
ns
ꢀ
OR
t
2.0 V to 0.8 V
At VDD/2
OF
t
40
OD
Maximum Absolute Jitter, short
term
250
100
ps
VCXO Gain
VIN = VDD/2 1 V
ppm/V
ppm
Crystal Pullability
0V < VIN < 3.3 V,
Note 2
100
Notes: 1. With all clocks at highest MHz.
2. With a pullable crystal that conforms to ICS’ specifications.
MDS 3771-17 C
6
Revision 083104
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
MK3771-17
VCXO and HDTV Set-Top Clock Source
Thermal Characteristics
Parameter
Symbol
Conditions
Min.
Typ. Max. Units
Thermal Resistance Junction to
Ambient
θ
θ
θ
θ
Still air
100
80
°C/W
°C/W
°C/W
°C/W
JA
JA
JA
JC
1 m/s air flow
3 m/s air flow
67
Thermal Resistance Junction to Case
60
Marking Diagram
28
15
######
YYWW
ICS
MK3771-17R
1
14
Marking Diagram (Pb free)
28
15
######
YYWW
ICS
MK3771-17RLF
1
14
Notes:
1. ###### is the lot code.
2. YYWW is the last two digits of the year, and the week number that the part was assembled.
3. “LF” designates Pb free packaging.
MDS 3771-17 C
7
Revision 083104
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
MK3771-17
VCXO and HDTV Set-Top Clock Source
Package Outline and Package Dimensions (28-pin SSOP, 1±0 mil Body, 0.02± mm Pitch)
Package dimensions are kept current with JEDEC Publication No. 95, MO-153
28
Millimeters
Inches
Min
Symbol
Min
Max
1.75
0.25
1.50
0.30
0.25
10.00
6.20
4.00
Max
.069
.010
.059
.012
.010
.394
.244
.157
A
A1
A2
b
1.35
0.10
--
0.20
0.18
9.80
5.80
3.80
.053
.0040
--
.008
.007
.386
.228
.150
E1
E
INDEX
AREA
C
D
E
1 2
E1
e
D
0.635 Basic
0.025 Basic
L
0.40
0°
1.27
.016
.050
8°
α
8°
0°
aaa
--
0.10
--
0.004
A
2
A
A
1
c
- C -
e
SEATING
PLANE
b
L
aaa C
Ordering Information
Part / Order Number
Marking
MK3771-17R
MK3771-17R
Shipping Packaging
Tubes
Package
Temperature
0 to +70°C
0 to +70°C
0 to +70°C
0 to +70°C
MK3771-17R
MK3771-17RTR
MK3771-17RLF
MK3771-17RLFTR
28-pin SSOP
28-pin SSOP
28-pin SSOP
28-pin SSOP
Tape and Reel
Tubes
MK3771-17RLF
MK3771-17RLF
Tape and Reel
“LF” denotes Pb (lead) free package.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS)
assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would
result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial
applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary
environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any
circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or
critical medical instruments.
MDS 3771-17 C
8
Revision 083104
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明