ICS552R-01AT [IDT]

Clock Generator, PDSO20, 0.150 INCH, SSOP-20;


型号：	ICS552R-01AT
厂家：	INTEGRATED DEVICE TECHNOLOGY
描述：	Clock Generator, PDSO20, 0.150 INCH, SSOP-20 时钟光电二极管外围集成电路晶体
文件：	总6页 (文件大小：140K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

ICS552-01A

Crystal Oscillator and Multiplier with 8 Low Skew Outputs

Description

Features

The ICS552-01A produces 8 low-skew copies of a

multiple of the input when a clock or fundamental,

parallel-mode crystal is connected to it. Unlike other

clock drivers, it does not require a separate oscillator

for the input. Using ICS’ patented Phase-Locked Loop

(PLL) to multiply the input frequency, it is ideal for

generating and distributing multiple high-frequency

clocks.

• Packaged as 20-pin SSOP (QSOP)

• Pb-free packaging available

• Input frequency of 10.0 to 27.0 MHz

• Contains on-chip multiplier with selections of x1,

x1.33, x2, x2.66, x3, x3.33, x4, x4.66, x5, and x6

• Provides 8 low-skew outputs (<250 ps)

• Output clock duty cycle of 40/60 at 3.3 V

• Operating voltages of 3.0 V to 5.5 V

• Industrial temperature available

• Power-down and Tri-state modes

Block Diagram

VDD

CLK1

CLK2

CLK3

S3:S0

CLK4

PLL

Multiplier

CLK5

10.0 to 27.0 MHz

CLK6

CLK7

CLK8

crystal or clock input

Crystal

Buffer/

Crystal

Oscillator

GND

External capacitors are

required with a crystal input.

MDS 552-01A C

Revision 012904

Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com

ICS552-01A

Crystal Oscillator and Multiplier with 8 Low Skew Outputs

Multiplier Select Table

Pin Assignment

Multiplier

Power Down

X1/ICLK

CLK8

CLK7

VDD

x1.333

VDD

GND

CLK1

CLK2

CLK3

CLK4

x2.666

GND

CLK6

CLK5

x3.333

20-pin (150 mil) SSOP (QSOP)

x4.66

Tri-state all

Pin Descriptions

Number

Name

Type

Pin Description

—

Do not connect.

Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal.

Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal or

clock.

X1/ICLK

VDD

Power

Input

Connect to +3.3 V or 5.0 V. Decouple with pin 6.

Multiplier Select pin 2 per table above.

GND

CLK1

CLK2

CLK3

CLK4

Power

Connect to ground.

Output Output clock 1.

Output Output clock 2.

Output Output clock 3.

Output Output clock 4.

Input

Multiplier Select pin 1per table above

CLK5

CLK6

GND

Output Output clock 5.

Output Output clock 6.

Power

Input

Connect to ground.

Multiplier Select pin 3 per table above

Connect to +3.3 V or 5.0 V. Decouple with pin 14.

VDD

CLK7

CLK8

Power

Output Output clock 7.

Output Output clock 8.

Do not connect.

—

Input

Multiplier Select pin 0 per table above

MDS 552-01A C

Revision 012904

Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com

ICS552-01A

Crystal Oscillator and Multiplier with 8 Low Skew Outputs

PCB Layout Recommendations

External Components

For optimum device performance and lowest output

phase noise, the following guidelines should be

observed.

Series Termination Resistor

Clock output traces over one inch should use series

termination. To series terminate a 50Ω trace (a

commonly used trace impedance), place a 33Ω resistor

in series with the clock line, as close to the clock output

pin as possible. The nominal impedance of the clock

output is 20Ω.

1) Each 0.01µF decoupling capacitor should be

mounted on the component side of the board as close

to the VDD pin as possible. No vias should be used

between decoupling capacitor and VDD pin. The PCB

trace to VDD pin should be kept as short as possible,

as should the PCB trace to the ground via.

Decoupling Capacitors

2) The external crystal should be mounted just next to

the device with short traces. The X1 and X2 traces

should not be routed next to each other with minimum

spaces, instead they should be separated and away

from other traces.

As with any high-performance mixed-signal IC, the

ICS552-01A must be isolated from system power

supply noise to perform optimally.

Decoupling capacitors of 0.01µF must be connected

between each VDD and GND on pins 4 and 6, and 16

and 14. Other VDDs and GNDs can be connected to

these pins or directly to their respective ground planes.

3) To minimize EMI, the 33Ω series termination resistor

(if needed) should be placed close to the clock output.

4) An optimum layout is one with all components on the

same side of the board, minimizing vias through other

signal layers.

Crystal Load Capacitors

The device crystal connections should include pads for

small capacitors from X1 to ground and from X2 to

ground. These capacitors are used to adjust the stray

capacitance of the board to match the nominally

required crystal load capacitance. Because load

capacitance can only be increased in this trimming

process, it is important to keep stray capacitance to a

minimum by using very short PCB traces (and no vias)

been the crystal and device. Crystal capacitors must be

connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal

(C -12 pF)*2. In this equation, C = crystal load

capacitance in pF. Example: For a crystal with a 18 pF

load capacitance, two 12 pF capacitors should be

used. For a clock input, connect it X1/ICLK and leave

X2 unconnected (floating).

MDS 552-01A C

Revision 012904

Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com

ICS552-01A

Crystal Oscillator and Multiplier with 8 Low Skew Outputs

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS552-01A. These ratings,

which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of

the device at these or any other conditions above those indicated in the operational sections of the

specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can

affect product reliability. Electrical parameters are guaranteed only over the recommended operating

temperature range.

Parameter

Condition

Min.

Typ.

Max.

Units

Supply Voltage, VDD

Inputs

Referenced to GND

-0.5

-65

VDD+0.5

150

Clock Outputs

Storage Temperature

Soldering Temperature

Junction Temperature

°C

Max 10 seconds

260

125

Recommended Operation Conditions

Parameter

Min.

Typ.

Max.

+70

Units

°C

Ambient Operating Temperature (ICS552R-01A)

Ambient Operating Temperature (ICS552R-01AI)

-40

+85

°C

DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature -40 to +85°C

Parameter

Operating Voltage

Input High Voltage

Input Low Voltage

Input High Voltage

Input Low Voltage

Output High Voltage

Symbol

Conditions

Min.

Typ.

Max. Units

VDD

3.0

5.5

ICLK

VDD/2+1 VDD/2

VDD/2 VDD/2-1

0.8

S3:S0

VDD = 3.3 V,

2.4

= -8 mA

Output Low Voltage

Output High Voltage

Short Circuit Current

VDD = 3.3 V,

= 8 mA

0.4

VDD = 3.3 V or 5 V,

= -8 mA

VDD-0.4

VDD = 3.3 V, each

output

MDS 552-01A C

Revision 012904

Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com

ICS552-01A

Crystal Oscillator and Multiplier with 8 Low Skew Outputs

Parameter

Symbol

Conditions

Min.

Typ.

Max. Units

Operating Supply Current

at 3.3 V, no load, 25

MHz in, x4

Operating Supply Current

at 5 V, no load, 25 MHz

in, x4

µA

Power-down Supply

Current

S3:S0 = 0 (GND)

AC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature -40 to +85° C

Parameter

Symbol

Conditions

Fundamental crystal

Input clock

Min.

Typ.

Max. Units

Input Frequency

MHz

Output Rise Time

Output Fall Time

Duty Cycle

0.8 to 2.0 V

1.5

2.0 to 0.8 V

at VDD/2

Output-to-Output Skew

Rising edges at VDD/2

250

Thermal Characteristics

Parameter

Symbol

Conditions

Min.

Typ. Max. Units

Thermal Resistance Junction to

Ambient

Still air

135

°C/W

1 m/s air flow

3 m/s air flow

Thermal Resistance Junction to Case

MDS 552-01A C

Revision 012904

Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com

ICS552-01A

Crystal Oscillator and Multiplier with 8 Low Skew Outputs

Package Outline and Package Dimensions (20-pin SSOP, 150 Mil. Wide Body)

Package dimensions are kept current with JEDEC Publication No. 95

Millimeters

Inches

Symbol

Min

Max

1.75

0.25

1.50

0.30

0.25

8.75

6.20

4.00

Min

Max

1.35

0.10

0.20

0.18

8.55

5.80

3.80

0.053

0.004

0.008

0.007

0.337

0.228

0.150

0.069

0.010

0.059

0.012

0.010

0.344

0.244

0.157

INDEX

AREA

.635 Basic

.025 Basic

0.40

0°

1.27

8°

0.016

0°

0.050

8°

aaa

0.10

0.004

- C -

SEATING

PLANE

aaa C

Ordering Information

Part / Order Number

Marking

Shipping

packaging

Package

Temperature

ICS552R-01A

ICS552R-01AT

ICS552R-01ALF

ICS552R-01ALFT

ICS552R-01AI

ICS552R-01AIT

ICS552-01A

Tubes

20-pin SSOP

0 to +70°C

-40 to +85°C

Tape and Reel

Tubes

ICS552-01ALF

ICS552-01AI

Tape and Reel

Tubes

Tape and Reel

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS)

assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would

result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial

applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary

environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any

circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or

critical medical instruments.

MDS 552-01A C

Revision 012904

Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com

ICS552R-01AT [IDT]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E