ICS650R-05LF [IDT]
Video Clock Generator, 74.25MHz, PDSO20, QSOP-20;
| 型号： | ICS650R-05LF |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | Video Clock Generator, 74.25MHz, PDSO20, QSOP-20 光电二极管 |
| 文件： | 总4页 (文件大小：58K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICS650-05
HDTV Clock Synthesizer
Description
Features
The ICS650-05 is a low cost, low jitter, high
• Packaged in 20 pin tiny SSOP (QSOP)
• Input Frequency of 27.0 MHz
performance clock synthesizer designed to produce
74.175824 MHz and 74.250000 MHz as necessary for
HDTV applications. Using our patented analog Phase-
Locked Loop (PLL) techniques, the device uses a
27.0 MHz clock or fundamental crystal input to produce
buffered, fixed clocks and a selectable frame rate clock
for HDTV systems.
• Zero ppm synthesis error in output clocks
• Provides fixed 13.5 MHz, dual 27.0 MHz, and
54.0 MHz output clocks with a selectable Frame
Rate Clock of 74.175824 MHz or 74.250000 MHz
• Ideal for HDTV applications
• 3.3 V or 5.0 V operating voltage.
Block Diagram
VDD
5
Output
Buffer
FRCLK
Clock
Synthesis
and
Control
Circuit
Output
Buffer
FRS
54.0 MHz
13.5 MHz
Output
Buffer
Crystal
or Clock
Input
X1/ICLK
Output
Buffer
27.0 MHz
27.0 MHz
Input
Buffer/Crystal
Oscillator
27 MHz
Output
Buffer
X2
5
OE (all outputs)
GND
MDS 650-05 B
1
Revision 100301
Integrated Circuit Systems • 525 Race Street • San Jose • CA • 95126 • (408) 295-9800tel • www.icst.com
ICS650-05
HDTV Clock Synthesizer
Pin Assignment
VDD
X2
20
VDD
1
2
3
4
5
6
7
19
18
17
16
15
14
13
12
11
OE
X1/ICLK
FRS
FRCLK
VDD
GND
GND
54M
27M
GND
FRCLK Output Select Table (in MHz)
FRS Pin 18 FRCLK Pin 17
VDD
VDD
GND
NC
0
1
74.175824
74.250000
27M
8
9
13.5M
GND
10
20 pin SSOP (QSOP)
Pin Descriptions
Pin #
1
Name
VDD
X2
Type Description
P
XO
XI
P
P
P
-
Connect to +3.3 V or +5.0 V. Must be same as other VDDs.
Crystal connection to a 27.0 MHz crystal or leave unconnected for clock input
Crystal connection. Connect to a 27.0 MHz fundamental mode crystal or clock input.
Connect to +3.3 V or +5.0 V. Must be same as other VDDs.
Connect to +3.3 V or +5.0 V. Must be same as other VDDs.
Connect to ground.
2
3
X1/ICLK
VDD
VDD
GND
NC
4
5
6
7
No Connect. Do not connect anything to this pin.
27 MHz buffered reference output.
8
27M
O
O
P
P
O
O
P
P
P
O
I
9
13.5M
GND
GND
27M
13.5 MHz clock output.
10
11
12
13
14
15
16
17
18
19
20
Connect to ground.
Connect to ground.
27 MHz buffered clock output.
54M
54 MHz buffered clock output.
GND
GND
VDD
FRCLK
FRS
OE
Connect to ground.
Connect to ground.
Connect to +3.3 V or +5.0 V. Must be same as other VDDs.
Frame Rate Clock as shown on table.
Frame Rate Frequency Select input pin. Determines FRCLK output as shown on table.
Output Enable. Tri-states all clocks when low.
Connect to +3.3 V or +5.0 V. Must be same as other VDDs.
I
VDD
P
Key: I = Input with internal pull-up; O = output; P = power supply connection; XI, XO = crystal connections
MDS 650-05 B
2
Revision 100301
Integrated Circuit Systems • 525 Race Street • San Jose • CA • 95126 • (408) 295-9800tel • www.icst.com
ICS650-05
HDTV Clock Synthesizer
Electrical Specifications
Parameter
Conditions
Minimum
Typical
Maximum Units
ABSOLUTE MAXIMUM RATINGS (note 1)
Supply voltage, VDD
Referenced to GND
7
VDD+0.5
70
V
Inputs and Clock Outputs
Ambient Operating Temperature
Soldering Temperature
Storage temperature
Referenced to GND
-0.5
0
V
°C
°C
°C
Max of 10 seconds
260
-65
150
DC CHARACTERISTICS (VDD = 3.3V or 5V unless noted)
Operating Voltage, VDD
3.0
5.5
VDD/2-1
0.8
V
V
Input High Voltage, VIH
Input Low Voltage, VIL
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
Output Low Voltage, VOL
X1/ICLK
VDD/2+1
XI/ICLK
V
FRS, OE
2
V
FRS, OE
V
VDD=3.3V, IOH=-8mA
VDD=3.3V, IOL=8mA
2.4
V
0.4
V
Output High Voltage, VOH, VDD = 3.3 or 5V IOH=-8mA
VDD-0.4
V
Operating Supply Current, IDD, at 5V
Operating Supply Current, IDD, at 3.3V
Short Circuit Current, VDD = 3.3 V
Input Capacitance
No Load
26
14
±50
5
mA
mA
mA
pF
No Load
Each output
Except X1
AC CHARACTERISTICS (VDD = 3.3V or 5V unless noted)
Input Crystal or Clock Frequency
27
MHz
ppm
ns
Output Clocks Accuracy (synthesis error)
Output Clock Rise Time
All clocks
1
0.8 to 2.0V
2.0 to 0.8V
1.5
1.5
60
Output Clock Fall Time
ns
Output Clock Duty Cycle
At VDD/2
40
50
%
VDD = 3.3V, 13.5M,
FRCLK, 27M (pin 12)
One Sigma Jitter
50
ps
ps
VDD=3.3V, 27M (pin8),
54M
125
VDD=5.0V, except 27M
(pin8)
50
65
ps
ps
VDD = 5.0V, 27M (pin 8)
VDD=3.3V, except 27M
(pin 8), 54M
Absolute Clock Period Jitter
±125
ps
VDD=3.3V, 27M (pin 8),
54M
VDD=5.0V
±350
±175
ps
ps
Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device.
Prolonged exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
External Components
A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01 µF
should be connected between VDD and GND on pins 4 and 6, and 16 and 14, and a 33 W terminating resistor may
be used on each clock output if the trace is longer than 1 inch.
MDS 650-05 B
3
Revision 100301
Integrated Circuit Systems • 525 Race Street • San Jose • CA • 95126 • (408) 295-9800tel • www.icst.com
ICS650-05
HDTV Clock Synthesizer
Package Outline and Package Dimensions
20 pin SSOP
Inches
Symbol Min Max
Millimeters
Min Max
A
A1
b
0.053 0.069 1.35
0.004 0.010 0.10
0.008 0.012 0.20
0.007 0.010 0.18
0.337 0.344 8.55
1.75
0.25
0.30
0.25
8.75
E1
E
c
D
e
INDEX
AREA
.025 BSC
0.635 BSC
1
2
E
0.228 0.244 5.80
0.150 0.157 3.80
0.016 0.050 0.40
6.20
4.00
1.27
E1
L
D
A
A1
c
b
e
L
Ordering Information
Part/Order Number
ICS650R-05
Marking
Package
Shipping
Tubes
Tape and Reel
Temperature
0 to 70 °C
ICS650R-05
ICS650R-05
20 pin SSOP
20 pin SSOP
ICS650R-05T
0 to 70 °C
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems,
Incorporated (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third
parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in
normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or
other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the
right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life
support devices or critical medical instruments.
MDS 650-05 B
4
Revision 100301
Integrated Circuit Systems • 525 Race Street • San Jose • CA • 95126 • (408) 295-9800tel • www.icst.com
相关型号：
ICS650R-07LFT
Processor Specific Clock Generator, 133.33MHz, CMOS, PDSO20, 0.150 INCH, ROHS COMPLIANT, SSOP-20
IDT
©2020 ICPDF网 联系我们和版权申明