IDT71128S15YGI [IDT]
Standard SRAM, 256KX4, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32;型号: | IDT71128S15YGI |
厂家: | INTEGRATED DEVICE TECHNOLOGY |
描述: | Standard SRAM, 256KX4, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32 存储 内存集成电路 静态存储器 光电二极管 |
文件: | 总8页 (文件大小:83K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
CMOS Static RAM
1 Meg (256K x 4-Bit)
Revolutionary Pinout
IDT71128
Description
Features
◆
The IDT71128 is a 1,048,576-bit high-speed static RAM
organized as 256K x 4. It is fabricated using IDT’s high-perfor-
mance, high-reliability CMOS technology. This state-of-the-art
technology, combined with innovative circuit design techniques,
provides a cost-effective solution for high-speed memory needs.
The JEDEC centerpower/GND pinout reduces noise generation
and improves system performance.
256K x 4 advanced high-speed CMOS static RAM
◆
JEDEC revolutionary pinout (center power/GND) for
reduced noise.
Equal access and cycle times
◆
— Commercial and Industrial: 12/15/20ns
One Chip Select plus one Output Enable pin
Bidirectional inputs and outputs directly
◆
◆
The IDT71128 has an output enable pin which operates as fast
as 6ns, with address access times as fast as 12ns available. All
bidirectional inputs and outputs of the IDT71128 are TTL-compat-
ible and operation is from a single 5V supply. Fully static asyn-
chronous circuitry is used; no clocks or refreshes are required for
operation.
TTL-compatible
Low power consumption via chip deselect
Available in a 32-pin 400 mil Plastic SOJ.
◆
◆
The IDT71128 is packaged in a 32-pin 400 mil Plastic SOJ.
Functional Block Diagram
A0
1,048,576-BIT
MEMORY
ARRAY
ADDRESS
DECODER
.
A17
4
4
I/O0 - I/O3
I/O CONTROL
CS
WE
OE
CONTROL
LOGIC
3483 drw 01
FEBRUARY 2001
DSC-3483/09
1
©2000IntegratedDeviceTechnology,Inc.
IDT71128 CMOS Static RAM
1 Meg (256K x 4-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Pin Configuration
Absolute Maximum Ratings(1)
Symbol
Rating
Value
Unit
A17
A16
A15
A14
A13
NC
A0
A1
A2
A3
1
2
3
4
5
6
7
8
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
(2)
TERM
V
Terminal Voltage with
Respect to GND
-0.5 to +7.0(2)
V
oC
oC
A
T
Operating Temperature
0 to +70
BIAS
Temperature
Under Bias
-55 to +125
T
OE
I/O3
GND
VCC
I/O2
A12
A11
A10
A9
CS
SO32-3
I/O0
VCC
GND
I/O1
WE
STG
Storage
-55 to +125
oC
T
Temperature
9
10
11
12
13
14
15
16
T
P
Power Dissipation
DC Output Current
1.25
50
W
OUT
I
mA
A4
A5
A6
A7
3483 tbl 02
NOTES:
1. StressesgreaterthanthoselistedunderABSOLUTEMAXIMUMRATINGSmaycause
permanentdamagetothedevice.Thisisastressratingonlyandfunctionaloperation
ofthedeviceattheseoranyotherconditionsabovethoseindicatedintheoperational
sections of this specification is not implied. Exposure to absolute maximum rating
conditionsforextendedperiodsmayaffectreliability.
A8
NC
NC
3483 drw 02
2. VTERMmustnotexceedVcc+0.5V.
SOJ
Top View
Capacitance
(TA = +25°C, f = 1.0MHz, SOJ package)
Truth Table(1,2)
Symbol
CIN
Parameter(1)
Input Capacitance
I/O Capacitance
Conditions
VIN = 3dV
VOUT = 3dV
Max. Unit
CS
OE
WE
I/O
Function
8
8
pF
L
L
H
DATAOUT Read Data
CI/O
pF
L
X
H
X
X
L
DATAIN Write Data
3483 tbl 03
NOTE:
L
H
High-Z Output Disabled
High-Z Deselected - Standby (ISB)
1. Thisparameterisguaranteedbydevicecharacterization,butisnotproductiontested.
H
X
(3)
X
High-Z Deselected - Standby (ISB1)
VHC
Recommended Operating
Temperature and Supply Voltage
3483 tbl 01
NOTES:
1. H = VIH, L = VIL, x = Don't care.
2. VLC = 0.2V, VHC = VCC -0.2V.
3. Other inputs ≥VHC or ≤VLC.
CC
Grade
Temperature
0°C to +70°C
–40°C to +85°C
GND
V
Commercial
Industrial
0V
5.0V ± 10%
0V
5.0V ± 10%
3483 tbl 04
Recommended DC Operating
Conditions
Symbol
Parameter
Min.
Typ.
Max.
5.5
0
Unit
V
VCC
Supply Voltage
4.5
5.0
GND
Ground
0
0
V
____
IH
CC
V
Input High Voltage
Input Low Voltage
2.2
V
+0.5
V
VIL
-0.5(1)
0.8
V
____
3483 tbl 05
NOTE:
1. VIL (min.) = –1.5V for pulse width less than 10ns, once per cycle.
6.422
IDT 71128 CMOS Static RAM
1 Meg (256K x 4-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
DC Electrical Characteristics
(VCC = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)
Symbol
|ILI|
Parameter
Input Leakage Current
Test Conditions
VCC = Max., VIN = GND to VCC
VCC = Max., CS = VIH, VOUT = GND to VCC
IOL = 8mA, VCC = Min.
Min.
Max.
Unit
µA
µA
V
___
5
5
___
___
|ILO|
Output Leakage Current
Output Low Voltage
Output High Voltage
VOL
0.4
___
VOH
IOH = -4mA, VCC = Min.
2.4
V
3483 tbl 06
DC Electrical Characteristics(1)
(VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC - 0.2V)
71128S12
71128S15
Com'l.
71128S20
Symbol
Parameter
Dynamic Operating Current
Com'l.
Ind.
Ind.
Com'l.
Ind.
Unit
155
155
150
150
145
145
mA
CC
I
(2)
CS < VIL, Outputs Open, VCC = Max., f = fMAX
Standby Power Supply Current (TTL Level)
40
10
40
10
40
40
10
40
10
40
10
mA
mA
SB
I
(2)
IH
CC
MAX
CS > V , Outputs Open, V = Max., f = f
Full Standby Power Supply Current (CMOS Level)
10
SB1
I
(2)
HC
CC
CS > V , Outputs Open, V = Max., f = 0
IN
LC
IN
HC
V < V or V > V
3483 tbl 07
NOTES:
1. Allvaluesaremaximumguaranteedvalues.
2. fMAX =1/tRC (alladdress inputs are cyclingatfMAX); f=0means noaddress inputlines are changing.
AC Test Conditions
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
AC Test Load
3ns
1.5V
1.5V
See Figure 1 and 2
3483 tbl 08
AC Test Loads
5V
5V
480Ω
480Ω
255Ω
OUT
DATA
OUT
DATA
5pF*
255Ω
30pF
3483 drw 04
3483 drw 03
*Including jig and scope capacitance.
Figure 1. AC Test Load
Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, and tWHZ)
6.42
3
IDT71128 CMOS Static RAM
1 Meg (256K x 4-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
AC Electrical Characteristics
(VCC = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)
71128S12
71128S15
71128S20
Symbol
READ CYCLE
tRC
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
____
____
____
Read Cycle Time
12
15
20
ns
ns
ns
ns
____
____
____
tAA
Address Access Time
12
15
20
____
____
____
tACS
Chip Select Access Time
Chip Select to Output in Low-Z
12
15
20
(1)
____
____
____
3
3
3
tCLZ
(1)
Chip Deselect to Output in High-Z
Output Enable to Output Valid
0
6
0
7
0
8
ns
ns
ns
ns
ns
ns
ns
tCHZ
____
____
____
tOE
6
7
8
(1)
____
____
____
Output Enable to Output in Low-Z
Output Disable to Output in High-Z
Output Hold from Address Change
Chip Select to Power-Up Time
Chip Deselect to Power-Down Time
0
0
4
0
0
4
0
0
4
tOLZ
(1)
5
5
7
tOHZ
____
____
____
tOH
(1)
____
____
____
0
0
0
tPU
(1)
____
____
____
12
15
20
tPD
WRITE CYCLE
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
tWC
tAW
tCW
tAS
Write Cycle Time
12
10
10
0
15
12
12
0
20
15
15
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
Address Valid to End of Write
Chip Select to End of Write
Address Set-up Time
Write Pulse Width
tWP
tWR
tDW
tDH
10
0
12
0
15
0
Write Recovery Time
Data Valid to End-of-Write
Data Hold Time
7
8
9
0
0
0
(1)
____
____
____
Output active from End-of-Write
3
3
4
tOW
(1)
Write Enable to Output in High-Z
0
5
0
5
0
8
ns
tWHZ
3483 tbl 09
NOTE:
1. This parameterguaranteedwiththeACload(Figure2)bydevicecharacterization,butis notproductiontested.
6.442
IDT 71128 CMOS Static RAM
1 Meg (256K x 4-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Timing Waveform of Read Cycle No. 1(1)
tRC
ADDRESS
OE
t
AA
t
OE
(5)
t
OLZ
CS
(3)
t
ACS
(5)
(5)
tOHZ
t
CLZ
(5)
CHZ
t
HIGH IMPEDANCE
DATAOUT
DATAOUT VALID
t
PD
t
PU
I
I
CC
SB
V
CC SUPPLY
CURRENT
3483 drw 05
Timing Waveform of Read Cycle No. 2(1, 2, 4)
t
RC
ADDRESS
t
AA
t
OH
t
OH
DATAOUT VALID
DATAOUT
PREVIOUS DATAOUT VALID
3483 drw 06
NOTES:
1. WE is HIGH for Read Cycle.
2. Deviceiscontinuouslyselected,CSisLOW.
3. AddressmustbevalidpriortoorcoincidentwiththelaterofCStransitionLOW;otherwisetAAisthelimitingparameter.
4. OEisLOW.
5. Transitionismeasured±200mVfromsteadystate.
6.42
5
IDT71128 CMOS Static RAM
1 Meg (256K x 4-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1, 2, 4)
t
WC
ADDRESS
tAW
CS
(2)
tWR
t
AS
tWP
WE
(5)
(5)
tCHZ
(5)
tWHZ
tOW
HIGH IMPEDANCE
(3)
(3)
DATAOUT
DATAIN
tDH
tDW
DATAIN VALID
3483 drw 07
Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1, 4)
tWC
ADDRESS
CS
t
AW
tWR
tCW
t
AS
WE
tDW
tDH
DATAIN
DATAIN VALID
3483 drw 08
NOTES:
1. A write occurs during the overlap of a LOW CS and a LOW WE.
2. OEis continuouslyHIGH. DuringaWEcontrolledwritecyclewithOELOW,tWP mustbegreaterthanorequaltotWHZ+tDW toallowtheI/Odriverstoturnoffanddatatobeplaced
onthe bus forthe requiredtDW. If OEis HIGHduringaWEcontrolledwrite cycle, this requirementdoes notapplyandthe minimumwrite pulse is the specifiedtWP.
3. Duringthis period,I/Opins areintheoutputstate,andinputsignals mustnotbeapplied.
4. IftheCSLOWtransitionoccurssimultaneouslywithoraftertheWELOWtransition,theoutputsremaininahighimpedancestate. CSmustbeactiveduringthetCW writeperiod.
5. Transitionismeasured±200mVfromsteadystate.
6.462
IDT 71128 CMOS Static RAM
1 Meg (256K x 4-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Ordering Information
IDT
71128
S
XX
X
X
Device
Type
Power
Speed
Package
Process/
Temperature
Range
Blank
I
Commercial (0°C to +70°C)
Industrial (–40°C to +85°C)
Y
400-mil SOJ (SO32-3)
12
15
20
Speed in nanoseconds
3483 drw 09
6.42
7
IDT71128 CMOS Static RAM
1 Meg (256K x 4-bit) Revolutionary Pinout
Commercial and Industrial Temperature Ranges
Datasheet Document History
8/5/99
Updated to new format
Removed military entries from DC table
Pg. 3
Pg. 4
Pg. 6
Pg. 8
Removed Note 1, renumbered notes and footnotes
Removed Note 1, renumbered notes and footnotes
Added Datasheet Document History
8/13/99
9/30/99
2/18/00
3/14/00
8/09/00
02/01/01
Pg. 1, 3, 4, 7
Pg. 3
Pg. 3
Added12ns,15ns,and20nsindustrialtemperaturespeedgradeofferings
ReviseISBforIndustrialTemperatureofferingstomeetcommericalspecifications
RevisedISBtoaccomidatespeedfunctionality
Notrecommendedfornewdesigns
Removed"Notrecommendedfornewdesigns"
CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054
for SALES:
for Tech Support:
800-345-7015 or 408-727-6116 sramhelp@idt.com
fax: 408-492-8674
www.idt.com
800-544-7726, x4033
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
6.482
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明