IDT74FCT16952ETPVG [IDT]

暂无描述;


型号：	IDT74FCT16952ETPVG
厂家：	INTEGRATED DEVICE TECHNOLOGY
描述：	暂无描述
文件：	总7页 (文件大小：67K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

IDT74FCT16925AT/CT/ET

FASTCMOS16-BITREGISTEREDTRANSCEIVER

INDUSTRIALTEMPERATURERANGE

IDT74FCT16952AT/CT/ET

FAST CMOS

16-BIT REGISTERED

TRANSCEIVER

FEATURES:

DESCRIPTION:

• 0.5 MICRON CMOS Technology

The FCT16952T 16-bit registered transceiver is built using advanced

dual metal CMOS technology. These high-speed, low-power devices are

organized as two independent 8-bit D-type registered transceivers with

separateinputandoutputcontrolforindependentcontrolofdataflowineither

direction. For example, the A-to-B Enable (xCEAB) must be low to enter

datafromtheAport.xCLKABcontrolstheclockingfunction.WhenxCLKAB

togglesfromlow-to-high, thedatapresentontheAportwillbeclockedinto

theregister. xOEABperformsthe outputenablefunctionontheBport.Data

flowfromtheBporttoAportissimilarbutrequiresusingxCEBA, xCLKBA,

andxOEBAinputs. Full16-bitoperationisachievedbytyingthecontrolpins

of the independent transceivers together.

• High-speed, low-power CMOS replacement for ABT functions

• Typical tSK(o) (Output Skew) < 250ps

• Low input and output leakage ≤1µA (max.)

• High drive outputs (-32mA IOH, 64mA IOL)

• Power off disable outputs permit “live insertion”

• Typical VOLP (Output Ground Bounce) < 1.0V at VCC = 5V,

TA = 25°C

• Available in SSOP and TSSOP packages

TheFCT16952Tisideallysuitedfordrivinghigh-capacitanceloadsand

low-impedancebackplanes.Theoutputbuffersaredesignedwithpoweroff

disablecapabilityallowing"liveinsertion"ofboardswhenusedasbackplane

drivers.

FUNCTIONALBLOCKDIAGRAM

2CEBA

1CEBA

2CLKBA

1CLKBA

2OEAB

1OEAB

2CEAB

1CEAB

2CLKAB

1CLKAB

2OEBA

1OEBA

2A1

1A1

1B1

2B1

TO SEVEN OTHER CHANNELS

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

JUNE 2002

2002 Integrated Device Technology, Inc.

DSC-5442/2

IDT74FCT16925AT/CT/ET

FASTCMOS16-BITREGISTEREDTRANSCEIVER

INDUSTRIALTEMPERATURERANGE

ABSOLUTEMAXIMUMRATINGS⁽¹⁾

PINCONFIGURATION

Symbol

Description

Max

Unit

(2)

VTERM

Terminal Voltage with Respect to GND

–0.5 to +7

1OEAB

1OEBA

(3)

VTERM

Terminal Voltage with Respect to GND –0.5 to VCC+0.5

1CLKAB

1CLKBA

TSTG

IOUT

Storage Temperature

DC Output Current

–65 to +150

–60 to +120

°C

1CEAB

GND

1CEBA

GND

NOTES:

1A1

1B1

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause

permanent damage to the device. This is a stress rating only and functional operation

of the device at these or any other conditions above those indicated in the operational

sections of this specification is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect reliability.

1A2

1B2

VCC

1A3

1A4

1B3

1B4

2. All device terminals except FCT162XXX Output and I/O terminals.

3. Output and I/O terminals for FCT162XXX.

1A5

1B5

GND

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol

1A6

1A7

1A8

2A1

2A2

1B6

1B7

1B8

2B1

2B2

Parameter⁽¹⁾

Conditions

Typ.

Max. Unit

CIN

Input Capacitance

Output Capacitance

VIN = 0V

3.5

COUT

VOUT = 0V

3.5

NOTE:

1. This parameter is measured at characterization but not tested.

2A3

2B3

GND

2A4

2A5

2B4

2B5

FUNCTIONTABLE^(1,3)

2A6

2B6

Inputs

Outputs

VCC

xCEAB

xCLKAB

xOEAB

xAx

xBx

B⁽²⁾

2A7

2B7

2A8

2B8

↑

GND

2CEBA

2CEAB

2CLKAB

2CLKBA

NOTES:

2OEAB

2OEBA

1. A-to-B data flow is shown: B-to-A data flow is similar but uses xCEBA, xCLKBA, and

xOEBA.

SSOP/ TSSOP

TOP VIEW

2. Level of B before the indicated steady-state input conditions were established.

3. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

↑ = LOW-to-HIGH Transition

Z = High-impedance

PINDESCRIPTION

Pin Names

Description

xOEAB

xOEBA

xCEAB

xCEBA

xCLKAB

xCLKBA

xAx

A-to-BOutputEnableInput(ActiveLOW)

B-to-AOutputEnableInput(ActiveLOW)

A-to-B Clock Enable Input (Active LOW)

B-to-A Clock Enable Input (Active LOW)

A-to-B Clock Input

B-to-A Clock Input

A-to-BDataInputsorB-to-A3-StateOutputs

B-to-ADataInputsorA-to-B3-StateOutputs

xBx

IDT74FCT16925AT/CT/ET

FASTCMOS16-BITREGISTEREDTRANSCEIVER

INDUSTRIALTEMPERATURERANGE

DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE

FollowingConditionsApplyUnlessOtherwiseSpecified:

Industrial: TA = –40°C to +85°C, VCC = 5.0V ±10%

Symbol

VIH

Parameter

Input HIGH Level

Test Conditions⁽¹⁾

Guaranteed Logic HIGH Level

Min.

Typ.⁽²⁾

—

Max.

—

Unit

VIL

InputLOWLevel

GuaranteedLogicLOWLevel

VCC = Max.

—

–80

—

0.8

±1

IIH

InputHIGHCurrent(Inputpins)⁽⁵⁾

Input HIGH Current (I/O pins)⁽⁵⁾

InputLOWCurrent(Inputpins)⁽⁵⁾

InputLOWCurrent(I/Opins)⁽⁵⁾

HighImpedanceOutputCurrent

(3-StateOutputpins)⁽⁵⁾

VI = VCC

—

µA

—

±1

IIL

VI = GND

—

±1

—

±1

IOZH

IOZL

VIK

VCC = Max.

VO = 2.7V

VO = 0.5V

—

±1

µA

—

±1

ClampDiodeVoltage

VCC = Min., IIN = –18mA

VCC = Max., VO = GND⁽³⁾

–0.7

–140

100

–1.2

–250

—

IOS

ShortCircuitCurrent

µA

InputHysteresis

—

ICCL

ICCH

ICCZ

Quiescent Power Supply Current

VCC = Max.

VIN = GND or VCC

500

OUTPUTDRIVECHARACTERISTICS

Symbol

Parameter

OutputDriveCurrent

Output HIGH Voltage

Test Conditions⁽¹⁾

VCC = Max., VO = 2.5V⁽³⁾

Min.

Typ.⁽²⁾Max.

Unit

–50

2.5

2.4

—

3.5

–180

—

VOH

VCC = Min.

IOH = –3mA

IOH = –15mA

IOH = –32mA⁽⁴⁾

IOL = 64mA

VIN = VIH or VIL

—

VOH

OutputLOWVoltage

VCC = Min.

—

0.2

0.55

VIN = VIH or VIL

IOFF

Input/OutputPowerOffLeakage⁽⁵⁾

VCC = 0V, VIN or VO ≤ 4.5V

—

±1

µA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at VCC = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. Duration of the condition can not exceed one second.

5. The test limit for this parameter is ±5µA at TA = -55°C.

IDT74FCT16925AT/CT/ET

FASTCMOS16-BITREGISTEREDTRANSCEIVER

INDUSTRIALTEMPERATURERANGE

POWERSUPPLYCHARACTERISTICS

Symbol

Parameter

Quiescent Power Supply

TestConditions⁽¹⁾

Min.

Typ.⁽²⁾

Max.

Unit

∆ICC

VCC = Max.

VIN = 3.4V⁽³⁾

—

0.5

1.5

Current TTL Inputs HIGH

Dynamic Power Supply Current⁽⁴⁾

ICCD

VCC = Max.,

VIN = VCC

—

120

µA/

OutputsOpen

VIN = GND

MHz

xOEAB = xOEBA = GND

OneInputToggling

50% Duty Cycle

VCC = Max., Outputs Open

fCP = 10MHz (xCLKAB)

50% Duty Cycle

xOEAB = xCEAB = GND

xOEBA = VCC

TotalPowerSupplyCurrent⁽⁶⁾

VIN = VCC

VIN = GND

—

0.8

1.3

3.8

8.3

1.7

3.2

VIN = 3.4V

VIN = GND

fi = 5MHz

50% Duty Cycle

OneBitToggling

VCC = Max., Outputs Open

fCP = 10MHz (xCLKAB)

50% Duty Cycle

xOEAB = xCEAB = GND

xOEBA = VCC

VIN = VCC

VIN = GND

6.5⁽⁵⁾

VIN = 3.4V

VIN = GND

20⁽⁵⁾

fi = 2.5MHz

50% Duty Cycle

SixteenBitsToggling

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at VCC = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + IINPUTS + IDYNAMIC

IC = ICC + ∆ICC DHNT + ICCD (fCPNCP/2 + fiNi)

ICC = Quiescent Current (ICCL, ICCH and ICCZ)

∆ICC = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

IDT74FCT16925AT/CT/ET

FASTCMOS16-BITREGISTEREDTRANSCEIVER

INDUSTRIALTEMPERATURERANGE

SWITCHINGCHARACTERISTICSOVEROPERATINGRANGE-INDUSTRIAL

FCT16952AT FCT16952CT FCT16952ET

Symbol

Parameter

Condition⁽¹⁾

Min.⁽²⁾Max. Min.⁽²⁾Max. Min.⁽²⁾Max. Unit

tPLH

tPHL

Propagation Delay

xCLKAB, xCLKBA to xBx, xAx

CL = 50pF

RL = 500Ω

10.5

6.3

1.5

3.7

4.4

3.6

—

tPZH

tPZL

Output EnableTime

xOEBA, xOEAB to xAx, xBx

Output Disable Time

xOEBA, xOEAB to xAx, xBx

1.5

2.5

1.5

2.5

tPHZ

tPLZ

6.5

—

tSU

Set-up Time, HIGH or LOW

—

xAx, xBx to xCLKAB, xCLKBA

Hold Time, HIGH or LOW

—

1.5

—

xAx, xBx to xCLKAB, xCLKBA

Set-up Time, HIGH or LOW

tSU

xCEBA, xCEAB, to xCLKAB, xCLKBA

Hold Time, HIGH or LOW

xCEBA, xCEAB, to xCLKAB, xCLKBA

Pulse Width HIGH or LOW, xCLKAB or xCLKBA

Output Skew⁽⁴⁾

(3)

—

tSK(o)

—

0.5

—

0.5

—

0.5

NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This limit is guaranteed but not tested.

4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

IDT74FCT16925AT/CT/ET

FASTCMOS16-BITREGISTEREDTRANSCEIVER

INDUSTRIALTEMPERATURERANGE

TESTCIRCUITSANDWAVEFORMS

V CC

SWITCHPOSITION

7.0V

Test

Switch

Closed

Open

500Ω

Open Drain

Disable Low

Enable Low

V OUT

VIN

Pulse

Generator

D.U.T.

50pF

All Other Tests

500Ω

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

Test Circuits for All Outputs

1.5V

DATA

INPUT

LOW-HIGH-LOW

tSU

1.5V

PULSE

1.5V

TIMING

INPUT

ASYNCHRONOUS CONTROL

tREM

PRESET

CLEAR

ETC.

1.5V

HIGH-LOW-HIGH

PULSE

1.5V

SYNCHRONOUS CONTROL

PRESET

1.5V

CLEAR

CLOCK ENABLE

ETC.

tSU

Pulse Width

Set-up, Hold, and Release Times

ENABLE

DISABLE

SAME PHASE

INPUT TRANSITION

1.5V

CONTROL

INPUT

1.5V

tPLH

tPHL

tPZL

tPLZ

VOH

1.5V

VOL

OUTPUT

3.5V

1.5V

3.5V

VOL

OUTPUT

NORMALLY

LOW

SWITCH

CLOSED

0.3V

tPZH

tPHZ

OPPOSITE PHASE

INPUT TRANSITION

1.5V

VOH

OUTPUT

NORMALLY

HIGH

SWITCH

OPEN

1.5V

Propagation Delay

Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.

IDT74FCT16925AT/CT/ET

FASTCMOS16-BITREGISTEREDTRANSCEIVER

INDUSTRIALTEMPERATURERANGE

ORDERINGINFORMATION

IDT

FCT

XXXX

XXX

Temp. Range

Family

Package

Device Type

Shrink Small Outline Package

Thin Shrink Small Outline Package

952AT 16-Bit Registered Transceiver

952CT

952ET

Double-Density, 5 Volt, High Drive

– 40°C to +85°C

DATASHEETDOCUMENTHISTORY

6/24/2002 Updated as per PDNs Logic-00-07 and Logic-01-04

CORPORATE HEADQUARTERS

2975StenderWay

Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674

for Tech Support:

logichelp@idt.com

(408) 654-6459

www.idt.com

IDT74FCT16952ETPVG [IDT]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E