IDT74LVC125APYG8 [IDT]
Bus Driver, LVC/LCX/Z Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, 0.65 MM PITCH, SSOP-14;
| 型号： | IDT74LVC125APYG8 |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | Bus Driver, LVC/LCX/Z Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, 0.65 MM PITCH, SSOP-14 驱动 光电二极管 逻辑集成电路 |
| 文件： | 总6页 (文件大小：61K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
3.3V CMOS QUADRUPLE
BUS BUFFER GATE
IDT74LVC125A
WITH 3-STATE OUTPUTS
AND 5 VOLT TOLERANT I/O
FEATURES:
DESCRIPTION:
• 0.5 MICRON CMOS Technology
The LVC125A quadruple bus buffer gate is built using advanced dual
metalCMOStechnology. TheLVC125Afeaturesindependentlinedrivers
with 3-state outputs. Each output is disabled when the associated output-
enable (OE) input is high.
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
• VCC = 3.3V ± 0.3V, Normal Range
• VCC = 2.7V to 3.6V, Extended Range
• CMOS power levels (0.4µ W typ. static)
• Rail-to-Rail output swing for increased noise margin
• All inputs, outputs, and I/Os are 5V tolerant
• Supports hot insertion
To ensure the high impedance state during power up or power down,
OEshouldbetiedtoVccthroughapullupresistor;theminimumvalueofthe
resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3V or 5V devices. This feature allows
theuseofthisdeviceasatranslatorinamixed3.3V/5Vsystemenvironment.
The LVC125A has been designed with a ±24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speedperformance.
• Available in SOIC, SSOP, and TSSOP packages
DRIVE FEATURES:
• High Output Drivers: ±24mA
• Reduced system switching noise
APPLICATIONS:
• 5V and 3.3V mixed voltage systems
• Data communication and telecommunication systems
FUNCTIONALBLOCKDIAGRAM
1
10
3OE
1OE
8
3
2
9
1Y
2Y
3Y
4Y
1A
3A
4
13
12
4OE
2OE
5
11
6
4A
2A
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.
INDUSTRIAL TEMPERATURE RANGE
FEBRUARY 2000
1
©2000 Integrated Device Technology, Inc.
DSC-4557/1
IDT74LVC125A
3.3VCMOSQUADRUPLEBUSBUFFERGATEWITH3-STATEOUTPUTS
INDUSTRIALTEMPERATURERANGE
ABSOLUTEMAXIMUMRATINGS(1)
PINCONFIGURATION
Symbol
VTERM
TSTG
Description
Terminal Voltage with Respect to GND
Storage Temperature
Max
Unit
V
–0.5 to +6.5
–65 to +150
–50 to +50
–50
1
14
13
12
11
10
°C
mA
mA
1OE
VCC
4OE
4A
IOUT
DC Output Current
1A
2
3
IIK
IOK
Continuous Clamp Current,
VI < 0 or VO < 0
1Y
ICC
ISS
Continuous Current through each
VCC or GND
±100
mA
4
5
6
2OE
2A
4Y
NOTE:
3OE
3A
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2Y
9
8
7
GND
3Y
SOIC/ SSOP/ TSSOP
TOP VIEW
CAPACITANCE (TA = +25°C, F = 1.0MHz)
Symbol
Parameter(1)
Conditions
VIN = 0V
VOUT = 0V
VIN = 0V
Typ.
Max. Unit
CIN
Input Capacitance
Output Capacitance
I/O Port Capacitance
4.5
6
8
8
pF
pF
pF
COUT
CI/O
5.5
6.5
NOTE:
1. As applicable to the device type.
PINDESCRIPTION
Pin Names
Description
xOE
xA
Output-EnableInputs(ActiveLOW)
DataInputs
x Y
3-StateOutputs
(1)
FUNCTION TABLE (EACH BUFFER)
Inputs
Outputs
xOE
L
xA
H
L
xY
H
L
L
H
X
Z
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
2
IDT74LVC125A
3.3VCMOSQUADRUPLEBUSBUFFERGATEWITH3-STATEOUTPUTS
INDUSTRIALTEMPERATURERANGE
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE
FollowingConditionsApplyUnlessOtherwiseSpecified:
Operating Condition: TA = –40°C to +85°C
Symbol
Parameter
Test Conditions
Min.
1.7
2
Typ.(1)
—
Max.
—
Unit
VIH
Input HIGH Voltage Level
VCC = 2.3V to 2.7V
VCC = 2.7V to 3.6V
V
—
—
VIL
Input LOW Voltage Level
Input Leakage Current
VCC = 2.3V to 2.7V
VCC = 2.7V to 3.6V
—
—
—
—
0.7
0.8
V
IIH
IIL
VCC = 3.6V
VI = 0 to 5.5V
—
—
±5
µA
µA
IOZH
IOZL
IOFF
VIK
High Impedance Output Current
(3-State Output pins)
VCC = 3.6V
VO = 0 to 5.5V
—
—
±10
Input/Output Power Off Leakage
Clamp Diode Voltage
VCC = 0V, VIN or VO ≤ 5.5V
—
—
—
±50
µA
V
VCC = 2.3V, IIN = –18mA
–0.7
–1.2
VH
Input Hysteresis
VCC = 3.3V
—
—
100
—
—
10
mV
µA
ICCL
ICCH
ICCZ
Quiescent Power Supply Current
VCC = 3.6V, VIN = GND or VCC
∆ICC
Quiescent Power Supply Current
Variation
One input at VCC - 0.6V, other inputs at VCC or GND
—
—
500
µA
NOTE:
1. Typical values are at VCC = 3.3V, +25°C ambient.
OUTPUTDRIVECHARACTERISTICS
Symbol
Parameter
TestConditions(1)
Min.
VCC – 0.2
2
Max.
—
Unit
VOH
Output HIGH Voltage
VCC = 2.3V to 3.6V
IOH = – 0.1mA
IOH = – 6mA
IOH = – 12mA
V
VCC = 2.3V
VCC = 2.3V
VCC = 2.7V
VCC = 3V
—
1.7
—
2.2
—
2.4
—
VCC = 3V
IOH = – 24mA
IOL = 0.1mA
IOL = 6mA
2.2
—
VOL
OutputLOWVoltage
VCC = 2.3V to 3.6V
VCC = 2.3V
—
0.2
0.4
0.7
0.4
0.55
V
—
IOL = 12mA
IOL = 12mA
IOL = 24mA
—
VCC = 2.7V
VCC = 3V
—
—
NOTE:
1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.
TA = – 40°C to + 85°C.
3
IDT74LVC125A
3.3VCMOSQUADRUPLEBUSBUFFERGATEWITH3-STATEOUTPUTS
INDUSTRIALTEMPERATURERANGE
OPERATING CHARACTERISTICS, TA = 25°C
VCC = 2.5V±0.2V
VCC = 3.3V±0.3V
Symbol
Parameter
Test Conditions
Typical
Typical
Unit
CPD
PowerDissipationCapacitancepergate
CL = 0pF, f = 10Mhz
11.3
15
pF
SWITCHINGCHARACTERISTICS(1)
VCC = 2.5V ± 0.2V
VCC = 2.7V
VCC = 3.3V ± 0.3V
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
tPLH
tPHL
PropagationDelay
xA to xY
1
6.3
—
5.5
1
4.8
ns
tPZH
tPZL
OutputEnableTime
xOE to xY
1
1
7.4
5.6
—
—
6.6
5
1
1
5.4
4.6
ns
ns
tPHZ
tPLZ
OutputDisableTime
xOE to xY
tSK(o)
OutputSkew(2)
—
—
—
—
—
1
ns
NOTES:
1. See TEST CIRCUITS AND WAVEFORMS. TA = – 40°C to + 85°C.
Skew between any two outputs of the same package and switching in the same direction.
2
4
IDT74LVC125A
3.3VCMOSQUADRUPLEBUSBUFFERGATEWITH3-STATEOUTPUTS
INDUSTRIALTEMPERATURERANGE
VIH
VT
0V
TESTCIRCUITSANDWAVEFORMS
TESTCONDITIONS
SAME PHASE
INPUT TRANSITION
tPHL
tPHL
tPLH
tPLH
Symbol
VLOAD
VIH
VCC(1)=2.5V±0.2V
VCC(2)= 3.3V±0.3V & 2.7V
Unit
V
VOH
VT
VOL
OUTPUT
2 x Vcc
Vcc
6
2.7
1.5
300
300
50
V
VIH
VT
0V
OPPOSITE PHASE
INPUT TRANSITION
VT
Vcc / 2
150
V
VLZ
mV
mV
pF
LVC QUAD Link
VHZ
150
Propagation Delay
CL
30
VLOAD
Open
GND
VCC
DISABLE
ENABLE
VIH
VT
CONTROL
INPUT
500Ω
0V
tPZL
tPLZ
VIN
VOUT
(1, 2)
Pulse
D.U.T.
VLOAD/2
VT
VLOAD/2
OUTPUT
NORMALLY
LOW
Generator
SWITCH
CLOSED
VLZ
VOL
500Ω
RT
tPHZ
tPZH
CL
OUTPUT
NORMALLY
HIGH
VOH
VHZ
SWITCH
OPEN
VT
0V
LVC QUAD Link
0V
Test Circuit for All Outputs
LVC QUAD Link
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
NOTES:
Enable and Disable Times
1. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
SWITCHPOSITION
Test
Switch
VLOAD
GND
VIH
DATA
INPUT
VT
Open Drain
Disable Low
Enable Low
0V
tSU
tH
VIH
VT
0V
VIH
VT
0V
TIMING
INPUT
Disable High
Enable High
tREM
SYNCHRONOUS
CONTROL
All Other Tests
Open
VIH
VT
ASYNCHRONOUS
CONTROL
tSU
0V
tH
VIH
LVC QUAD Link
VT
0V
INPUT
Set-up, Hold, and Release Times
tPLH1
tPHL1
VOH
VT
VOL
LOW-HIGH-LOW
OUTPUT 1
tSK (x)
tSK (x)
VT
PULSE
VOH
tW
VT
OUTPUT 2
VOL
HIGH-LOW-HIGH
PULSE
VT
tPLH2
tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1
tPHL2
LVC QUAD Link
LVC QUAD Link
Pulse Width
Output Skew - tSK(X)
NOTES:
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
5
IDT74LVC125A
3.3VCMOSQUADRUPLEBUSBUFFERGATEWITH3-STATEOUTPUTS
INDUSTRIALTEMPERATURERANGE
ORDERINGINFORMATION
XX
Device Type Package
XX
Temp. Range
XXXX
IDT
LVC
DC
PY
PG
Small Outline IC
Shrink Small Outline Package
Thin Shrink Small Outline Package
125A
74
Quaduple Bus Buffer Gate with 3-State Outputs, ±24mA
–40°C to +85°C
CORPORATE HEADQUARTERS
2975StenderWay
Santa Clara, CA 95054
for SALES:
for Tech Support:
logichelp@idt.com
(408) 654-6459
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com
6
相关型号：
IDT74LVC128APG
Bus Driver, LVC/LCX/Z Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, 0.65 MM PITCH, TSSOP-14
IDT
IDT74LVC128APY
Bus Driver, LVC/LCX/Z Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, 0.65 MM PITCH, SSOP-14
IDT
IDT74LVC137ADC8
Decoder/Driver, LVC/LCX/Z Series, Inverted Output, CMOS, PDSO16, 1.27 MM PITCH, SOIC-16
IDT
©2020 ICPDF网 联系我们和版权申明