QS5V991-7JRC [IDT]
Clock Driver, CMOS, PQCC32;
| 型号： | QS5V991-7JRC |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | Clock Driver, CMOS, PQCC32 |
| 文件： | 总8页 (文件大小：158K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
3.3V PROGRAMMABLE
SKEW PLL CLOCK DRIVER
TURBOCLOCK™
QS5V991
FEATURES/BENEFITS
DESCRIPTION
•
•
•
•
REFis 5Vtolerant
TheQS5V991is ahighfanout3.3VPLLbasedclockdriverintendedfor
highperformancecomputinganddata-communicationsapplications.Akey
featureoftheprogrammableskewistheabilityofoutputstoleadorlagthe
REFinputsignal.TheQS5V991has eightprogrammableskewoutputs in
fourbanksof2.Skewiscontrolledby3-levelinputsignalsthatmaybehard-
wiredtoappropriate HIGH-MID-LOW levels.
4pairs ofprogrammable skewoutputs
Low skew: 200ps same pair, 250ps all outputs
Selectable positive ornegative edge synchronization:
ExcellentforDSPapplications
Synchronous outputenable
Outputfrequency: 6.25MHzto85MHz
2x, 4x, 1/2, and 1/4 outputs
3 skew grades:
•
•
•
•
Whenthe GND/sOE pinis heldlow,allthe outputs are synchronously
enabled.However,ifGND/sOEisheldhigh,alltheoutputsexcept3Q0and
3Q1 are synchronously disabled.
QS5V991-2:tSKEW0<250ps
QS5V991-5:tSKEW0<500ps
QS5V991-7:tSKEW0<750ps
3-level inputs for skew and PLL range control
PLL bypass for DC testing
Externalfeedback,internalloopfilter
12mAbalanceddrive outputs
Furthermore, when the VCCQ/PE is held high, all the outputs are
synchronizedwiththe positive edge ofthe REFclockinput.WhenVCCQ/
PEis heldlow,allthe outputs are synchronizedwiththe negative edge of
REF. BothdeviceshaveLVTTLoutputswith12mAbalanceddriveoutputs.
•
•
•
•
•
•
•
LowJitter: <200ps peak-to-peak
Industrialtemperaturerange
Available in 32-pin PLCC Package
FUNCTIONALBLOCKDIAGRAM
GND/sOE
1Q0
Skew
Select
1Q1
3
3
3
1F1:0
VCCQ/PE
2Q0
2Q1
Skew
Select
3
REF
PLL
2F1:0
FB
3Q0
3Q1
Skew
Select
3
3
3
3
FS
3F1:0
4Q0
4Q1
Skew
Select
3
4F1:0
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
MAY 2000
1
c
2000 Integrated Device Technology, Inc.
DSC-5786/-
QS5V991
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
3.3VPROGRAMMABLESKEWPLLCLOCKDRIVERTURBOCLOCK
ABSOLUTE MAXIMUM RATINGS (1)
PINCONFIGURATION
Symbol
Rating
Max.
Unit
Supply Voltage to Ground
–0.5 to +7
V
VI
DC Input Voltage
–0.5 to VCC+0.5
–0.5 to +5.5
0.8
V
V
REF Input Voltage
4
3
2
1
32 31 30
3F1
4F0
5
29
28
27
26
25
24
23
22
21
2F0
Maximum Power Dissipation (TA = 85°C)
Storage Temperature Range
W
6
GND/sOE
1F1
TSTG
–65°C to +150°C °C
4F1
7
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
VCCQ/PE
8
1F0
J32-1
VCCN
VCCN
4Q1
9
10
11
12
13
1Q0
4Q0
1Q1
GND
GND
GND
GND
CAPACITANCE (T = 25 C, f = 1MHz, V = 0V)
°
A
IN
14 15 16 17 18 19 20
Parameter
Description
Typ.
Max.
Unit
CIN
Input Capacitance
5
7
pF
NOTE:
PLCC
1. Capacitance applies to all inputs except TEST, FS, and nF1:0.
TOP VIEW
PIN DESCRIPTION
Pin Name
Type
Description
REF
IN
Reference Clock Input
Feedback Input
FB
IN
TEST (1)
IN
When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew selections (see Control
Summary Table) remain in effect. Set LOW for normal operation.
GND/ sOE (1)
IN
IN
Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Q0 and 3Q1) in a LOW state - 3Q0 and 3Q1 may be used
as the feedback signal to maintain phase lock. When TEST is held at MID level and GND/sOE is HIGH, the nF[1:0] pins act as
output disable controls for individual banks when nF[1:0] = LL. Set GND/sOE LOW for normal operation.
Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the
reference clock.
VCCQ/PE
nF[1:0]
FS
IN
3-level inputs for selecting 1 of 9 skew taps or frequency functions
IN
Selects appropriate oscillator circuit based on anticipated frequency range. (See PLL Programmable Skew Range.)
nQ[1:0]
VCCN
VCCQ
GND
OUT
PWR
PWR
PWR
Four banks of two outputs with programmable skew
Power supply for output buffers
Power supply for phase locked loop and other internal circuitry
Ground
NOTE:
1. When TEST = MID and GND/sOE = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks.
Skew selections remain in effect unless nF[1:0] = LL.
PROGRAMMABLESKEW
Output skew with respect to the REF input is adjustable to compensate to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW)
for PCB trace delays, backplane propagation delays or to accommodate are used, they are intended for but not restricted to hard-wiring. Undriven
requirements for special timing relationships between clocked compo- 3-level inputs default to the MID level. Where programmable skew is
nents. Skew is selectable as a multiple of a time unit tU which is of the not a requirement, the control pins can be left open for the zero skew
order of a nanosecond (see PLL Programmable Skew Range and Resolution default setting. The Control Summary Table shows how to select specific
Table). There are nine skew configurations available for each output skew taps by using the nF1:0 control pins.
pair. These configurations are chosen by the nF1:0 control pins. In order
2
QS5V991
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
3.3VPROGRAMMABLESKEWPLLCLOCKDRIVERTURBOCLOCK
EXTERNALFEEDBACK
By providing external feedback, the QS5V991 gives users flexibility
with regard to skew adjustment. The FB signal is compared with the
input REF signal at the phase detector in order to drive the VCO. Phase
differences cause the VCO of the PLL to adjust upwards or downwards
accordingly.
An internal loop filter moderates the response of the VCO to the
phase detector. The loop filter transfer function has been chosen to
provide minimal jitter (or frequency variation) while still providing accu-
rate responses to input frequency changes.
PLL PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE
FS = LOW
1/(44 x FNOM)
25 to 35MHz
FS = MID
1/(26 x FNOM)
35 to 60MHz
FS = HIGH
1/(16 x FNOM)
60 to 85 MHz
Comments
Timing Unit Calculation (tU)
VCO Frequency Range (FNOM) (1,2)
Skew Adjustment Range (3)
Max Adjustment:
±9.09ns
±49º
±9.23ns
±83º
±9.38ns
±135º
±37%
—
ns
Phase Degrees
% of Cycle Time
±14%
tU = 0.91ns
tU = 0.76ns
—
±23%
—
Example 1, FNOM = 25MHz
Example 2, FNOM = 30MHz
Example 3, FNOM = 40MHz
Example 4, FNOM = 50MHz
Example 5, FNOM = 80MHz
—
—
tU = 0.96ns
tU = 0.77ns
—
—
—
—
—
tU = 0.78ns
NOTES:
1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed. Selecting the ap-
propriate FS value based on input frequency range allows the PLL to operate in its ‘sweet spot’ where jitter is lowest.
2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always ap-
pears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will
be the same as the VCO when the output connected to FB is undivided. The frequency of the REF and FB inputs will be 1/2 or 1/4 the VCO frequency
when the part is configured for a frequency multiplication by using a divided output as the FB input.
3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will
be greater. For example if a 4tU skewed output is used for feedback, all other outputs will be skewed –4tU in addition to whatever skew value is programmed
for those outputs. ‘Max adjustment’ range applies to output pairs 3 and 4 where ± 6tU skew adjustment is possible and at the lowest FNOM value.
4. The maximum REF Clock Input Frequency is 70MHz. Use Q/2 or Q/4 as feedback and use the Control Summary Table explicitly for output frequency
to 85MHz.
CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS
nF1:0
LL (1)
LM
Skew (Pair #1, #2)
Skew (Pair #3)
Divide by 2
–6tU
Skew (Pair #4)
Divide by 2
–6tU
–4tU
–3tU
LH
–2tU
–4tU
–4tU
ML
–1tU
–2tU
–2tU
MM
MH
HL
Zero Skew
1tU
Zero Skew
2tU
Zero Skew
2tU
2tU
4tU
4tU
HM
HH
3tU
6tU
6tU
Inverted (2)
4tU
Divide by 4
NOTES:
1. LL disables outputs if TEST = MID and GND/sOE = HIGH.
2. When pair #4 is set to HH (inverted), GND/ sOE disables pair #4 HIGH when VCCQ/PE = HIGH, GND/ sOE disables pair #4 LOW when VCCQ/PE =
LOW.
3
QS5V991
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
3.3VPROGRAMMABLESKEWPLLCLOCKDRIVERTURBOCLOCK
RECOMMENDED OPERATING RANGE
QS5V991-5, -7
(Industrial)
QS5V991-2
(Commercial)
Symbol
Description
Power Supply Voltage
Ambient Operating Temperature
Min.
Max.
Min.
Max.
Unit
Vcc
3
3.6
3
3.6
V
TA
-40
+85
0
+70
°C
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Symbol
Parameter
Input HIGH Voltage
Conditions
Min.
Max.
Unit
VIH
Guaranteed Logic HIGH (REF, FB Inputs Only)
2
—
V
V
VIL
Input LOW Voltage
Input HIGH Voltage (1)
Input MID Voltage (1)
Input LOW Voltage (1)
Guaranteed Logic LOW (REF, FB Inputs Only)
3-Level Inputs Only
—
VCC−0.6
VCC/2−0.3
—
0.8
—
VIHH
VIMM
VILL
IIN
V
3-Level Inputs Only
VCC/2+0.3
0.6
V
3-Level Inputs Only
V
Input Leakage Current
(REF, FB Inputs Only)
VIN = VCC or GND
VCC = Max.
—
±5
µA
VIN = VCC
HIGH Level
MID Level
LOW Level
—
—
—
—
—
2.2
—
±200
±50
I3
3-Level Input DC Current (TEST, FS, nF1:0)
VIN = VCC/2
µA
VIN = GND
±200
±100
±100
—
IPU
Input Pull-Up Current (VCCQ/PE)
Input Pull-Down Current (GND/sOE)
Output HIGH Voltage
VCC = Max., VIN = GND
VCC = Max., VIN = VCC
VCC = Min., IOH = −12mA
VCC = Min., IOL = 12mA
µA
µA
V
IPD
VOH
VOL
Output LOW Voltage
0.55
V
NOTE:
1. These inputs are normally wired to VCC, GND, or unconnected. Internal termination resistors bias unconnected inputs to VCC/2. If these inputs are
switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are
achieved.
POWER SUPPLY CHARACTERISTICS
Symbol
Parameter
Test Conditions(1)
VCC = Max., TEST = MID, REF = LOW,
VCCQ/PE = LOW, GND/sOE = LOW
All outputs unloaded
Typ. (2)
Max.
Unit
ICCQ
Quiescent Power Supply Current
8
25
mA
∆ICC
ICCD
ITOT
Power Supply Current per Input HIGH
Dynamic Power Supply Current per Output
Total Power Supply Current
VCC = Max., VIN = 3V
1
30
90
—
—
—
µA
µA/MHz
mA
VCC = Max., CL = 0pF
55
29
42
76
VCC = 3.3V, FREF = 20MHz, CL = 160pF (1)
VCC = 3.3V, FREF = 33MHz, CL = 160pF (1)
VCC = 3.3V, FREF = 66MHz, CL = 160pF (1)
mA
mA
NOTE:
1. For eight outputs, each loaded with 20pF.
4
QS5V991
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
3.3VPROGRAMMABLESKEWPLLCLOCKDRIVERTURBOCLOCK
INPUT TIMING REQUIREMENTS
Symbol
Description (1)
Min.
Max.
Unit
tR, tF
Maximum input rise and fall times, 0.8V to 2V
—
10
ns/V
tPWC
DH
Input clock pulse, HIGH or LOW
Input duty cycle
3
—
90
70
ns
%
10
10
REF
Reference Clock Input
MHz
NOTE:
1. Where pulse width implied by DH is less than tPWC limit, tPWC limit applies.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
QS5V991-2
Typ. Max.
QS5V991-5
Typ.
QS5V991-7
Typ.
Symbol
Parameter
VCO Frequency Range
Min.
Min.
Max.
Min.
Max.
Unit
FNOM
See PLL Programmable Skew Range and Resolution Table
tRPWH
tRPWL
tU
REF Pulse Width HIGH (11)
3
3
—
—
—
—
3
3
—
—
—
—
3
3
—
—
—
—
ns
ns
REF Pulse Width LOW (11)
Programmable Skew Time Unit
Zero Output Matched-Pair Skew (xQ0, xQ1) (1,2,3)
Zero Output Skew (All Outputs) (1,4)
See Control Summary Table
tSKEWPR
tSKEW0
tSKEW1
—
—
—
0.05
0.1
0.2
0.25
0.5
—
—
—
0.1
0.25
0.6
0.25
0.5
—
—
—
0.1
0.3
0.6
0.25
0.75
1
ns
ns
ns
Output Skew
0.25
0.7
(Rise-Rise, Fall-Fall, Same Class Outputs) (1,5)
tSKEW2
tSKEW3
tSKEW4
Output Skew
—
—
—
0.3
0.25
0.5
1.2
0.5
0.9
—
—
—
0.5
0.5
0.5
1.2
0.7
1
—
—
—
1
1.5
1.2
1.7
ns
ns
ns
(Rise-Fall, Nominal-Inverted, Divided-Divided) (1,5)
Output Skew
(Rise-Rise, Fall-Fall, Different Class Outputs) (1,5)
0.7
1.2
Output Skew
(Rise-Fall, Nominal-Divided, Divided-Inverted) (1,2)
Device-to-Device Skew (1,2,6)
tDEV
tPD
—
−0.25
−1.2
—
—
0
0.75
0.25
1.2
2
—
−0.5
−1.2
—
—
0
1.25
0.5
1.2
2.5
3
—
−0.7
−1.2
—
—
0
1.65
0.7
1.2
3
ns
ns
ns
ns
ns
ns
ns
ms
ps
REF Input to FB Propagation Delay (1,8)
Output Duty Cycle Variation from 50% (1)
Output HIGH Time Deviation from 50% (1,9)
Output LOW Time Deviation from 50% (1,10)
Output Rise Time (1)
tODCV
tPWH
tPWL
tORISE
tOFALL
tLOCK
tJR
0
0
0
—
—
1
—
—
1
—
—
1.5
1.5
—
—
—
—
2.5
1.8
1.8
0.5
25
—
—
3.5
2.5
2.5
0.5
40
0.15
0.15
—
0.15
0.15
—
1.8
1.8
0.5
40
0.15
0.15
—
Output Fall Time (1)
1
1
PLL Lock Time (1,7)
—
—
—
—
—
—
Cycle-to-Cycle Output Jitter (1) RMS
—
—
—
Peak-to-Peak
—
200
—
200
—
200
NOTES:
1. All timing tolerances apply for FNOM > 25MHz.
2. Skew is the time between the earliest and the latest output transition among all outputs for which the same tU delay has been selected when all are
loaded with the specified load.
3. tSKEWPR is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tU.
4. tSKEW0 is the skew between outputs when they are selected for 0tU.
5. There are 3 classes of outputs: Nominal (multiple of tU delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only
in Divide-by-2 or Divide-by-4 mode).
6. tDEV is the output-to-output skew between any two devices operating under the same conditions (VCC, ambient temperature, air flow, etc.)
7. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within normal operating
limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.
8. tPD is measured with REF input rise and fall times (from 0.8V to 2V) of 1ns.
9. Measured at 2V.
10. Measured at 0.8V.
11. Refer to Input Timing Requirements table for more detail.
5
QS5V991
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
3.3VPROGRAMMABLESKEWPLLCLOCKDRIVERTURBOCLOCK
AC TEST LOADS AND WAVEFORMS
VCC
150Ω
Output
Ω
150
20pF
tOFALL
tORISE
2.0V
0.8V
tPWH
tPWL
LVTTLOUTPUTWAVEFORM
≤ 1ns
≤ 1ns
3.0V
2.0V
Vth = 1.5V
0.8V
0V
LVTTL INPUT TEST WAVEFORM
6
QS5V991
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
3.3VPROGRAMMABLESKEWPLLCLOCKDRIVERTURBOCLOCK
AC TIMING DIAGRAM
RPWL
t
REF
t
tRPWH
REF
tPD
ODCV
ODCV
t
t
FB
JR
t
Q
tSKEWPR
tSKEWPR
SKEW0, 1
SKEW0, 1
t
t
OTHER Q
SKEW2
t
SKEW2
t
INVERTED Q
REF DIVIDED BY 2
REF DIVIDED BY 4
SKEW3, 4
t
SKEW3, 4
t
SKEW3, 4
SKEW2, 4
t
SKEW1, 3, 4
t
t
NOTES:
VCCQ/PE: The AC Timing Diagram applies to VCCQ/PE=VCC. For VCCQ/PE=GND, the negative edge of FB aligns with the negative edge of REF, divided
outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.
Skew:
The time between the earliest and the latest output transition among all outputs for which the same tU delay has been selected when all are loaded
with 20pF and terminated with 75Ω to VCC/2.
tSKEWPR: The skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tU.
tSKEW0:
tDEV:
The skew between outputs when they are selected for 0tU
.
The output-to-output skew between any two devices operating under the same conditions (VCC, ambient temperature, air flow, etc.)
The deviation of the output from a 50% duty cycle. Output pulse width variations are included in tSKEW2 and tSKEW4 specifications.
tODCV:
tPWH is measured at 2V.
tPWL is measured at 0.8V.
tORISE and tOFALL are measured between 0.8V and 2V.
tLOCK:
The time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within normal operating limits.
This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.
7
QS5V991
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
3.3VPROGRAMMABLESKEWPLLCLOCKDRIVERTURBOCLOCK
ORDERINGINFORMATION
XXXXX
XX
X
QS
Package Process
Device Type
Commercial (0°C to +70°C)
Industrial (-40°C to +85°C)
C
I
Rectangular Plastic Leaded Chip Carrier (J32-1)
JR
3.3V Programmable Skew PLL Clock Driver TurboClock
5V991-2
5V991-5
5V991-7
CORPORATE HEADQUARTERS
for SALES:
2975StenderWay
Santa Clara, CA 95054
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
Turboclock is a registered trademark of Integrated Device Technology, Inc.
8
相关型号：
QS5V991-7JRI
PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC32, PLASTIC, LCC-32
IDT
QS5V9910-2SOC
PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO24, 0.300 INCH, SOIC-24
IDT
QS5V9910-5SOI
PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO24, 0.300 INCH, SOIC-24
IDT
QS5V9910-7SOI
PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO24, 0.300 INCH, SOIC-24
IDT
QS5V993-2QC
PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, QSOP-28
IDT
QS5V993-5QI
PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, QSOP-28
IDT
©2020 ICPDF网 联系我们和版权申明