IW4027BD [IKSEMICON]

Dual JK Flip-Flop; 双JK触发器
IW4027BD
型号: IW4027BD
厂家: IK SEMICON CO., LTD    IK SEMICON CO., LTD
描述:

Dual JK Flip-Flop
双JK触发器

触发器
文件: 总6页 (文件大小:168K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
TECHNICAL DATA  
IW4027B  
Dual JK Flip-Flop  
The IW4027B is a Dual JK Flip-Flop which is edge-triggered and  
features independent Set, Reset, and Clock inputs. Data is accepted when  
the Clock is LOW and transferred to the output on the positive-going edge  
of the Clock. The active HIGH asynchronous Reset and Set are  
independent and override the J, K, or Clock inputs. The outputs are  
buffered for best system performance.  
Operating Voltage Range: 3.0 to 18 V  
Maximum input current of 1 μA at 18 V over full package-temperature  
range; 100 nA at 18 V and 25°C  
Noise margin (over full package temperature range):  
ORDERING INFORMATION  
1.0 V min @ 5.0 V supply  
2.0 V min @ 10.0 V supply  
2.5 V min @ 15.0 V supply  
IW4027BN  
Plastic  
IW4027BD SOIC  
TA = -55° to 125° C for all packages  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
FUNCTION TABLE  
Inputs  
Set Reset Clock  
Outputs  
J
K
X
X
X
L
Qn+1 Qn+1  
L
H
H
L
L
L
L
H
L
H
L
L
L
L
X
X
X
X
X
X
L
L
H
H
H
L
H
No change  
H
L
L
H
L
L
H
H
H
H
Qn  
Qn  
PIN 16 =VCC  
PIN 8 = GND  
X = don’t care  
Qn+1 = State After Clock Positive Transition  
Rev. 00  
IW4027B  
MAXIMUM RATINGS*  
Symbol  
Parameter  
Value  
-0.5 to +20  
-0.5 to VCC +0.5  
±10  
Unit  
V
VCC  
VIN  
IIN  
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
DC Input Current, per Pin  
V
mA  
mW  
PD  
Power Dissipation in Still Air, Plastic DIP, SOIC  
Package  
500**  
Ptot  
Tstg  
TL  
Power Dissipation per Output Transistor  
Storage Temperature  
100  
-65 to +150  
260  
mW  
°C  
Lead Temperature, 1 mm from Case for 10 Seconds  
(Plastic DIP or SOIC Package)  
°C  
*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.  
**Derating: - Plastic DIP from -55 to +100°C  
- SOIC Package from -55 to +65°C  
- Plastic DIP: - 10 mW/°C from +100 to +125°C  
- SOIC Package: : - 7 mW/°C from +65 to +125°C  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
VCC  
Parameter  
Min  
3.0  
0
Max  
18  
Unit  
V
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
Operating Temperature, All Package Types  
VIN  
VCC  
+125  
V
TA  
-55  
°C  
This device contains protection circuitry to guard against damage due to high static voltages or electric fields.  
However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this  
high-impedance circuit. For proper operation VIN  
should be constrained to the range  
GNDVIN VCC.  
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused  
outputs must be left open.  
Rev. 00  
IW4027B  
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)  
VCC  
V
Guaranteed Limit  
Symbol  
VIH  
Parameter  
Test Conditions  
Unit  
V
-55°C  
25°C  
125  
°C  
Minimum High-Level VOUT=0.5 V or VCC - 0.5 V  
Input Voltage  
5.0  
10  
15  
3.5  
7
3.5  
7
3.5  
7
VOUT=1.0 V or VCC - 1.0 V  
VOUT=1.5 V or VCC - 1.5 V  
11  
11  
11  
VIL  
Maximum Low -  
Level Input Voltage  
VOUT=0.5 V or VCC - 0.5 V  
VOUT=1.0 V or VCC - 1.0 V  
VOUT=1.5 V or VCC - 1.5 V  
5.0  
10  
15  
1.5  
3
4
1.5  
3
4
1.5  
3
4
V
V
VOH  
Minimum High-Level VIN=GND or VCC  
Output Voltage  
5.0  
10  
15  
5.0  
10  
15  
4.95  
9.95  
14.95  
4.5  
9.0  
13.5  
4.95  
9.95  
14.95 14.95  
4.5  
9.0  
13.5  
4.95  
9.95  
VIL=1.5V, VIH=3.5V, IO=-1µA  
VIL=3.0V, VIH=7.0V, IO=-1µA  
VIL=4.0V, VIH=11V, IO=-1µA  
4.5  
9.0  
13.5  
VOL  
Maximum Low-Level VIN=GND or VCC  
Output Voltage  
5.0  
10  
15  
5.0  
10  
15  
0.05  
0.05  
0.05  
0.5  
1.0  
1.5  
0.05  
0.05  
0.05  
0.5  
1.0  
1.5  
0.05  
0.05  
0.05  
0.5  
1.0  
1.5  
V
VIL=1.5V, VIH=3.5V, IO=1µA  
VIL=3.0V, VIH=7.0V, IO=1µA  
VIL=4.0V, VIH=11V, IO=1µA  
IIN  
Maximum Input  
Leakage Current  
VIN= GND or VCC  
18  
±0.1  
±0.1  
±1.0  
μA  
μA  
ICC  
Maximum Quiescent  
Supply Current  
(per Package)  
VIN= GND or VCC  
5.0  
10  
15  
20  
1.0  
2.0  
4.0  
20  
1.0  
2.0  
4.0  
20  
30  
60  
120  
600  
IOL  
Minimum Output  
Low (Sink) Current  
VIN= GND or VCC  
VOL=0.4 V  
VOL=0.5 V  
mA  
mA  
5.0  
10  
15  
0.64  
1.6  
4.2  
0.51  
1.3  
3.4  
0.36  
0.9  
2.4  
VOL=1.5 V  
IOH  
Minimum Output  
VIN= GND or VCC  
High (Source) Current VOH=4.6 V  
VOH=2.5 V  
5.0  
5.0  
10  
-0.64  
–2.0  
–1.6  
–4.2  
-0.51  
–1.6  
–1.3  
–3.4  
-0.36  
–1.15  
–0.9  
VOH=9.5 V  
VOH=13.5 V  
15  
–2.4  
Rev. 00  
IW4027B  
AC ELECTRICAL CHARACTERISTICS (CL=50pF, RL=200 kΩ, Input tr=tf=20 ns)  
VCC  
V
Guaranteed Limit  
Symbol  
fmax  
Parameter  
Unit  
-55°C  
25°C  
125°C  
Maximum Clock Frequency  
5.0  
10  
15  
3.5  
8
12  
3.5  
8
1.75  
4
MHz  
12  
6
tPLH, tPHL Maximum Propagation Delay, Clock to Q or Q  
5.0  
10  
15  
300  
130  
90  
300  
130  
90  
600  
260  
180  
ns  
ns  
ns  
ns  
pF  
tPLH  
Maximum Propagation Delay, Set to Q or Reset  
to Q  
5.0  
10  
15  
300  
130  
90  
300  
130  
90  
600  
260  
180  
tPHL  
Maximum Propagation Delay, Set to Q or Reset  
to Q  
5.0  
10  
15  
400  
170  
120  
400  
170  
120  
800  
340  
240  
tTLH, tTHL Maximum Output Transition Time, Any Output  
5.0  
10  
15  
200  
100  
80  
200  
100  
80  
400  
200  
160  
CIN  
Maximum Input Capacitance  
-
7.5  
TIMING REQUIREMENTS (CL=50pF, RL=200 kΩ, Input tr=tf=20 ns)  
VCC  
Guaranteed Limit  
Symbol  
tw  
Parameter  
V
Unit  
ns  
-55°C  
25°C  
125°C  
Minimum Pulse Width, Clock  
5.0  
10  
15  
140  
60  
40  
140  
60  
40  
280  
120  
80  
tw  
Minimum Pulse Width, Set or Reset  
Minimum Data Setup Time  
5.0  
10  
15  
180  
80  
50  
180  
80  
50  
360  
160  
100  
ns  
ns  
μs  
tsu  
5.0  
10  
15  
200  
75  
50  
200  
75  
50  
400  
150  
100  
tr, tf  
Maximum Input Rise or Fall Time, Clock  
5.0  
10  
15  
45  
5
2
45  
5
2
90  
10  
4
Rev. 00  
IW4027B  
VCC  
K(J)  
0.5  
tSU  
0 V  
VCC  
0.9  
0.5  
0.1  
0.9  
0.5  
CLOCK  
0.1  
0 V  
tLH  
tHL  
tW  
VOHCC  
Q(Q)  
0.5VCC  
VOL  
tREM  
tPHL(tPLH  
)
VCC  
0 V  
SET  
(RESET)  
0.5  
VCC  
SET  
(RESET)  
0 V  
VCC  
RESET  
(SET)  
0.5  
tW2  
0 V  
V
OHCC  
0.9  
Q(Q)  
0.5VCC  
0.1  
0 V  
tTHL(tTLH  
)
tPHL(tPLH  
)
Figure 1. Switching Waveforms  
Rev. 00  
IW4027B  
N SUFFIX PLASTIC  
(MS - 001BB)  
A
9
8
16  
1
B
Dimensions, mm  
Symbol  
MIN  
18.67  
6.10  
MAX  
19.69  
7.11  
A
B
C
D
F
F
L
5.33  
0.36  
1.14  
0.56  
C
1.78  
SEATING  
PLANE  
-T-  
K
G
H
J
2.54  
7.62  
N
M
J
G
H
D
0°  
10°  
3.81  
8.26  
0.36  
K
L
2.92  
7.62  
0.20  
0.38  
0.25 (0.010) M  
T
NOTES:  
M
N
1. imensions “A”, “B” do not include mold flash or protrusions.  
Maximum mold flash or protrusions 0.25 mm (0.010) per side.  
D SUFFIX SOIC  
(MS - 012AC)  
A
16  
9
Dimensions, mm  
Symbol. MIN  
MAX  
10.0  
4.00  
1.75  
0.51  
1.27  
H
B
P
A
B
C
D
F
9.80  
3.80  
1.35  
0.33  
0.40  
1
8
G
R x 45  
C
-T-  
G
H
J
1.27  
5.72  
SEATING  
PLANE  
K
M
D
J
F
0.25 (0.010) M T C  
M
0°  
8°  
K
M
P
0.10  
0.19  
5.80  
0.25  
0.25  
0.25  
6.20  
0.50  
NOTES:  
1.Dimensions A and B do not include mold flash or protrusion.  
2.Maximum mold flash or protrusion 0.15 mm (0.006) per side for A, for  
B - 0.25 mm (0.010) per side.  
R
Rev. 00  

相关型号:

IW4027BN

Dual JK Flip-Flop
INTEGRAL

IW4027BN

Dual JK Flip-Flop
IKSEMICON

IW4028

BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
INTEGRAL

IW4028B

BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
INTEGRAL

IW4028B

BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
IKSEMICON

IW4028BD

BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
INTEGRAL

IW4028BD

BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
IKSEMICON

IW4028BN

BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
INTEGRAL

IW4028BN

BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
IKSEMICON

IW4029

Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS
INTEGRAL

IW4029B

Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS
INTEGRAL

IW4029B

Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS
IKSEMICON