SLE5536SM3 [INFINEON]
Memory IC;
| 型号： | SLE5536SM3 |
| 厂家： | 
Infineon |
| 描述： | Memory IC |
| 文件： | 总7页 (文件大小：107K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Security & Chip Card ICs
SLE 5536S/36SE
Intelligent 221–Bit EEPROM Counter
for > 20000 Units with Security Logic
and High Security Authentication
Short Product Information 07.99
6/(ꢀꢁꢁꢂꢃ6ꢄꢂꢃ6(ꢀ6KRUWꢀ3URGXFWꢀ,QIRUPDWLRQꢀ
5HYLVLRQꢀ+LVWRU\ꢅ &XUUHQWꢀ9HUVLRQꢀꢆꢇꢈꢉꢉ
Previous Releases: 08.96
Ref.: SPI_SLE5536S_0799.doc
Page
Subjects (changes since last revision)
Layout change
,PSRUWDQW: Further information is confidential and on request. Please contact:
Infineon Technologies AG in Munich, Germany,
Security & Chip Card ICs,
Fax +49 89 234-28925
E-Mail: Security-andꢈChipcard-ICs@infineonꢈcom
3XEOLVKHGꢀE\ꢀ,QILQHRQꢀ7HFKQRORJLHVꢀ$*ꢊꢀ&&ꢀ$SSOLFDWLRQVꢀ*URXS
6Wꢈꢋ0DUWLQꢋ6WUDVVHꢀꢁꢂꢊꢀ'ꢋꢌꢍꢁꢎꢍꢀ0QFKHQ
ꢀ,QILQHRQꢀ7HFKQRORJLHVꢀ$*ꢀꢍꢉꢉꢉ
$OOꢀ5LJKWVꢀ5HVHUYHGꢈ
$WWHQWLRQꢀSOHDVHꢏ
The information herein is given to describe certain components and shall not be considered as warranted
characteristics.
Terms of delivery and rights to technical change reserved.
We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding
circuits, descriptions and charts stated herein.
Infineon Technologies is an approved CECC manufacturer.
,QIRUPDWLRQ
For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon
Technologies Office in Germany or our Infineon Technologies Representatives world-wide (see address list).
:DUQLQJV
Due to technical requirements components may contain dangerous substances. For information on the types in
question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of
that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices
or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect
human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
6/(ꢀꢁꢁꢂꢃ6ꢄꢂꢃ6(
,QWHOOLJHQWꢀꢐꢐꢍ±%LWꢀ((3520ꢀ&RXQWHU
IRUꢀ!ꢀꢐꢆꢆꢆꢆꢀ8QLWVꢀZLWKꢀ6HFXULW\ꢀ/RJLF
DQGꢀ+LJKꢀ6HFXULW\ꢀ$XWKHQWLFDWLRQ
)HDWXUHV
•
•
ꢍꢆꢆꢑꢀIXQFWLRQDOꢀFRPSDWLELOLW\ꢀWRꢀ6/(ꢀꢁꢁꢂꢃꢄꢂꢃ(
ꢐꢐꢍꢀELWꢀ((3520ꢀDQGꢀꢍꢃꢀELWꢀPDVNꢋSURJUDPPDEOHꢀ520
104 bit user memory fully compatible with SLE 4406/06E
–64 bit Identification Area consisting of
• 16 bit Manufacturer code (mask-programmable ROM)
• SLE 5536S:
ꢀꢀ0ꢂ
8 bit Manufacturer data, card issuer dependent (ROM)
40 bit for personalization data of card issuer (PROM)
• SLE 5536SE:
48 bit for personalization data of card issuer (PROM)
–40 bit Counter Area including 1 bit for personalization (PROM/EEPROM)
133 bit additional memory for advanced features
– 4 bit Counter Backup (anti-tearing flags)
– 1 bit initiation flag for Authentication Key 2
–16 bit Data Area 1 for free user access
–48 bit Authentication Key 1
–either 48 bit Data Area 2 for user defined data
or 48 bit Authentication Key 2
–16 bit Data Area 3 for free user access
•
•
•
&RXQWHUꢀZLWKꢀXSꢀWRꢀꢂꢂꢂꢁꢐꢀFRXQWꢀXQLWVꢀIXOO\ꢀFRPSDWLEOHꢀZLWKꢀ6/(ꢀꢎꢎꢆꢃꢄꢆꢃ(
– Five stage abacus counter
– Due to testing purposes a maximum of 21064 count units is guaranteed
&RXQWHUꢀWHDULQJꢀSURWHFWLRQ
– Backup feature activated at choice
Counter tearing protection may be disabled by mask option
+LJKꢀVHFXULW\ꢀDXWKHQWLFDWLRQꢀXQLW
individual card authentication fully compatible with SLE 4436/36E
–
Random number as challenge
– Individual secret Authentication Key 1
– Optional individual secret Authentication Key 2
– Calculation of up to 16 bit response
– Calculation of a 16 bit response within 30 ms at a clock frequency of 100 kHz
optional activation of
– Response calculation with cipher block chaining
– Certification of the counter value
•
•
•
7UDQVSRUWꢀ&RGHꢀSURWHFWLRQꢀIRUꢀGHOLYHU\
([FOXVLYHꢀXVHꢀRIꢀ((3520ꢀVHFXULW\ꢀFHOOV
&KLSꢀFLUFXLWU\ꢀDQGꢀFKLSꢀOD\RXWꢀRSWLPLVHGꢀIRUꢀKLJKꢀVHFXULW\ꢀDJDLQVWꢀSK\VLFDOꢀDQGꢀHOHFWULFDO
VLJQDOꢀDQDO\VLV
6KRUWꢀ3URGXFWꢀ,QIRUPDWLRQ
3 / 7
ꢆꢇꢈꢉꢉ
6/(ꢀꢁꢁꢂꢃ6ꢄꢂꢃ6(
)HDWXUHVꢀ(cont’d)
•
•
•
•
•
•
•
•
$PELHQWꢀWHPSHUDWXUHꢀ±ꢎꢆꢀ…ꢀꢒꢌꢆ&
6XSSO\ꢀYROWDJHꢀꢁꢀ9ꢀꢀꢍꢆꢀꢑꢀꢓ&ODVVꢀ$ꢔꢊꢀH[WHQVLRQꢀWRꢀꢂꢀ9ꢀ±ꢀꢍꢆꢑꢀꢓ&ODVVꢀ%ꢔ
6XSSO\ꢀFXUUHQWꢀꢕꢀꢍꢀP$
((3520ꢀSURJUDPPLQJꢀWLPHꢀꢁꢀPV
(6'ꢀSURWHFWLRQꢀW\SLFDOꢀꢎꢆꢆꢆꢀ9
(QGXUDQFHꢀPLQLPXPꢀꢍꢆ ꢀZULWHꢄHUDVHꢀF\FOHVꢀꢄꢀELW
'DWDꢀUHWHQWLRQꢀIRUꢀPLQLPXPꢀRIꢀꢂꢆꢀ\HDUV
&RQWDFWꢀFRQILJXUDWLRQꢀDQGꢀ$QVZHUꢋWRꢋ5HVHWꢀꢓV\QFKURQRXVꢀWUDQVPLVVLRQꢔꢀLQꢀDFFRUGDQFH
WRꢀVWDQGDUGꢀ,62ꢄ,(&ꢀꢇꢌꢍꢃ
•
•
•
•
•
$GYDQFHGꢀꢍꢈꢐꢀPꢀ&026ꢋWHFKQRORJ\
6HFXUHꢀZLULQJꢀIRUꢀDOOꢀVHFXULW\ꢀUHOHYDQWꢀVLJQDOV
6KLHOGLQJꢀRIꢀGHHSHUꢀOD\HUVꢀYLDꢀPHWDO
$GGLWLRQDOꢀVHQVRU\ꢀDQGꢀORJLFDOꢀVHFXULW\ꢀIXQFWLRQV
1RꢀLVRODWLRQꢀRQꢀEDFNVLGHꢀQHFHVVDU\
7DEOHꢀꢍ
7\SH
2UGHULQJꢀ,QIRUPDWLRQ
3DFNDJH
&RXQWHUꢀWHDULQJ 9ROWDJHꢀ5DQJH $FFHVVꢀRIꢀꢂUGꢀE\WH
SURWHFWLRQ
SLE 5536S M3
M3
C
Enabled
SLE 5536S C
4.5 V – 5.5 V
Data of 3rd byte are
programmed by
SLE 5536S-BD M3
SLE 5536S-BD C
SLE 5536S-V3 M3
SLE 5536S-V3 C
SLE 5536S-BD-V3 M3
SLE 5536S-BD-V3 C
SLE 5536SE M3
SLE 5536SE C
M3
C
Disabled
Infineon exclusively
Enabled
2.7 V – 5.5 V
Disabled
M3
C
M3
C
M3
C
Enabled
4.5 V – 5.5 V
Data of 3rd byte are
programmed by the
card manufacturer at
personalisation
SLE 5536SE-BD M3
SLE 5536SE-BD C
SLE 5536SE-V3 M3
SLE 5536SE-V3 C
M3
C
Disabled
M3
C
Enabled
Disabled
2.7 V – 5.5 V
SLE 5536SE-BD-V3 M3 M3
SLE 5536SE-BD-V3 C
C
1)
Values are temperature dependent
Available as a wire-bonded module (M3) for embedding in plastic cards or as a die (C) for customer packaging
2)
6KRUWꢀ3URGXFWꢀ,QIRUPDWLRQ
4 / 7
ꢆꢇꢈꢉꢉ
6/(ꢀꢁꢁꢂꢃ6ꢄꢂꢃ6(
3LQꢀ'HVFULSWLRQ
VCC
RST
CLK
C1
C2
C3
C5
C6
C7
GND
N.C.
I/O
)LJXUHꢀꢍ 3LQꢀ&RQILJXUDWLRQꢀ:LUHꢋERQGHGꢀ0RGXOHꢀꢓWRSꢀYLHZꢔ
CLK
VDD
6/(ꢀꢁꢁꢂꢃ6
6/(ꢀꢁꢁꢂꢃ6(
RST
GND
I/O
)LJXUHꢀꢐ 3DGꢀ&RQILJXUDWLRQꢀ'LH
7DEOHꢀꢐ
3LQꢀ'HILQLWLRQVꢀDQGꢀ)XQFWLRQV
&DUGꢀ&RQWDFW
6\PERO
VCC
RST
CLK
)XQFWLRQ
C1
C2
C3
C5
C6
C7
Supply voltage
Control input (Reset Signal)
Clock input
GND
N.C.
I/O
Ground
Not connected
Bi-directional data line (open drain)
6KRUWꢀ3URGXFWꢀ,QIRUPDWLRQ
5 / 7
ꢆꢇꢈꢉꢉ
6/(ꢀꢁꢁꢂꢃ6ꢄꢂꢃ6(
*HQHUDOꢀ'HVFULSWLRQ
SLE 5536S/36SE is designed for applications in prepaid telephone cards. The chip consists of an
EEPROM memory of 221 bit, a ROM of 16 bits, a control/security unit and a special computing unit
for chip authentication.
3URJUDPPLQJꢀ8QLW
$XWKHQWLFDWLRQ
8QLW
0HPRU\ꢀ8QLW
Data Areas
Counter
Backup Unit
$GGUHVV
8QLW
Authenti-
cation Key 1
6/(ꢀꢁꢁꢂꢃ6
6/(ꢀꢁꢁꢂꢃ6(
Identification Area
Identification Area
40 bit blockable PROM
48 bit blockable PROM
optional
Authenti-
cation Key 2
8 bit Manufacturer Data
16 bit Manufacturer Code
16 bit Manufacturer Code
&RQWUROꢀ8QLWꢀꢓ6HFXULW\ꢀ,QWHUIDFHꢔ
&/.
,ꢄ2
567
*1'
9&&
/HJHQG
Blocks marked by cross hatch - Defined by chip manufacturer
)LJXUHꢀꢂ %ORFNꢀ'LDJUDP
•
•
•
0HPRU\ꢀ8QLW
Counter, Identification Data (e.g. serial number, expiry date) and Data Areas.
$GGUHVVꢀ8QLW
Setting of the address counter is synchronously with the CLK.
3URJUDPPLQJꢀ8QLW
The programming voltage for the EEPROM/PROM is generated internally.
6KRUWꢀ3URGXFWꢀ,QIRUPDWLRQ
6 / 7
ꢆꢇꢈꢉꢉ
6/(ꢀꢁꢁꢂꢃ6ꢄꢂꢃ6(
•
•
•
%DFNXSꢀ8QLW
An associated backup bit indicates an interrupt caused by e.g. tearing a card out of a reader
without mechanical locking device during a reloading cycle of a devaluated counter stage.
1RWH: The counter tearing protection may be disabled by mask option
$XWKHQWLFDWLRQꢀ8QLW
The secret algorithm offers a challenge & response procedure for individual card authentication
fully compatible with SLE 4436/36E; the optional activation of cipher block chaining allows the
certification of a counter decreasing procedure.
6HFXULW\ꢀ,QWHUIDFH
Ensures a minimum and a maximum frequency and proper logical voltage levels.
6KRUWꢀ3URGXFWꢀ,QIRUPDWLRQ
7 / 7
ꢆꢇꢈꢉꢉ
相关型号：
©2020 ICPDF网 联系我们和版权申明