KC80526GY800256SL4AK [INTEL]
RISC Microprocessor, 32-Bit, 800MHz, CMOS, PBGA486;型号: | KC80526GY800256SL4AK |
厂家: | INTEL |
描述: | RISC Microprocessor, 32-Bit, 800MHz, CMOS, PBGA486 |
文件: | 总86页 (文件大小:537K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Mobile Intel® Pentium III
Processor in BGA2 and Micro-
PGA2 Packages
Featuring Intel SpeedStep™ Technology at
850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-
voltage 600 MHz, and Ultra Low-voltage 500
MHz
Datasheet
Product Features
n
Processor core/bus speeds:
n
n
Supports the Intel Architecture with Dynamic
Execution
-
-
-
-
-
-
Featuring Intel® SpeedStepTM technology:
850/100 MHz ( Maximum Performance Mode
at 1.60V) and 700/100 MHz (Battery
Optimized Mode at 1.35V)
Featuring Intel® SpeedStepTM technology:
800/100 MHz ( Maximum Performance Mode
at 1.60V) and 650/100 MHz (Battery
Optimized Mode at 1.35V)
Featuring Intel® SpeedStepTM technology:
750/100 MHz ( Maximum Performance Mode
at 1.60V) and 600/100 MHz (Battery
Optimized Mode at 1.35V)
Featuring Intel® SpeedStepTM technology:
700/100 MHz ( Maximum Performance Mode
at 1.60V) and 550/100 MHz (Battery
Optimized Mode at 1.35V)
Featuring Intel® SpeedStepTM technology:
600/100 MHz ( Maximum Performance Mode
at 1.35V) and 500/100 MHz (Battery
Optimized Mode at 1.10V)
On-die primary 16-Kbyte instruction cache
and 16-Kbyte write-back data cache
n
n
n
n
n
On-die second level cache (256-Kbyte)
Integrated GTL+ termination
Integrated math co-processor
Intel Processor Serial Number
BGA2 and Micro-PGA2 packaging
technologies
—
Supports thin form factor notebook
designs
—
Exposed die enables more efficient
heat dissipation
n
Fully compatible with previous Intel
microprocessors
—
—
—
Binary compatible with all applications
Support for MMX™ technology
Support for Streaming SIMD
Extensions
Featuring Intel® SpeedStepTM technology:
500/100 MHz ( Maximum Performance Mode
n
n
Power Management Features
at 1.1V) and 300/100 MHz (Battery
Optimized Mode at 0.975V)
—
Quick Start and Deep Sleep modes
provide low power dissipation
On-die thermal diode
Datasheet
249409-001
Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or
otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of
Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to
sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or
infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life
saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined."
Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from
future changes to them.
®
®
The Intel mobile Pentium III processor may contain design defects or errors known as errata that may cause the product to
deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be
obtained by calling1-800-548-4725 or by visiting Intel’s web site at http://www.intel.com
Copyright © Intel Corporation, 1998, 1999, 2000.
*Other brands and names are the property of their respective owners.
2
Datasheet
249409-001
Mobile Intel® Pentiumâ III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
CONTENTS
1
Introduction.................................................................................................. 6
1.1
1.2
1.3
Overview ........................................................................................... 9
Terminology ....................................................................................... 9
References ...................................................................................... 10
2
Mobile Pentium III Processor Features....................................................... 11
2.1
New Features in the Mobile Pentium III Processor.............................. 11
2.1.1 On-die GTL+ Termination ..................................................... 11
2.1.2 Streaming SIMD Extensions.................................................. 11
2.1.3 Intel SpeedStep Technology ................................................. 11
2.1.4 Signal Differences Between the Mobile Pentium II Processor
and the Mobile Pentium III Processor ..................................... 11
2.2
Power Management.......................................................................... 12
2.2.1 Clock Control Architecture..................................................... 12
2.2.2 Normal State........................................................................ 12
2.2.3 Auto Halt State..................................................................... 12
2.2.4 Stop Grant State................................................................... 13
2.2.5 Quick Start State.................................................................. 14
2.2.6 HALT/Grant Snoop State ...................................................... 14
2.2.7 Sleep State .......................................................................... 14
2.2.8 Deep Sleep State................................................................. 15
2.2.9 Operating System Implications of Low-power States............... 15
2.2.10 Intel SpeedStep Technology ................................................. 16
GTL+ Signals................................................................................... 16
Mobile Pentium III Processor CPUID ................................................. 16
2.3
2.4
3
Electrical Specifications............................................................................. 18
3.1
Processor System Signals ................................................................ 18
3.1.1 Power Sequencing Requirements.......................................... 19
3.1.2 Test Access Port (TAP) Connection....................................... 19
3.1.3 Catastrophic Thermal Protection............................................ 20
3.1.4 Unused Signals.................................................................... 20
3.1.5 Signal State in Low-power States .......................................... 20
3.1.5.1
3.1.5.2
3.1.5.3
System Bus Signals............................................. 20
CMOS and Open-drain Signals............................. 20
Other Signals....................................................... 21
3.2
Power Supply Requirements............................................................. 21
3.2.1 Decoupling Recommendations .............................................. 21
3.2.2 Voltage Planes ..................................................................... 22
System Bus Clock and Processor Clocking ........................................ 22
Intel SpeedStep Technology ............................................................. 22
Maximum Ratings............................................................................. 23
DC Specifications ............................................................................. 24
AC Specifications ............................................................................. 28
3.3
3.4
3.5
3.6
3.7
3.7.1 System Bus, Clock, APIC, TAP, CMOS, and Open-drain AC
Specifications....................................................................... 28
249409-001
Datasheet
1
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
4
System Signal Simulations......................................................................... 41
4.1 System Bus Clock (BCLK) and PICCLK AC Signal Quality
Specifications............................................................................................... 41
4.2
4.3
GTL+ AC Signal Quality Specifications .............................................. 42
Non-GTL+ Signal Quality Specifications............................................. 45
4.3.1 PWRGOOD Signal Quality Specifications .............................. 46
5
Mechanical Specifications.......................................................................... 47
5.1
5.2
5.3
Surface-mount BGA2 Package Dimensions ....................................... 47
Socketable Micro-PGA2 Package Dimensions.................................... 50
Signal Listings .................................................................................. 52
6
7
Thermal Specifications............................................................................... 61
6.1 Thermal Diode.................................................................................. 62
Processor Initialization and Configuration ................................................. 64
7.1
Description....................................................................................... 64
7.1.1 Quick Start Enable................................................................ 64
7.1.2 System Bus Frequency......................................................... 64
7.1.3 APIC Enable ........................................................................ 64
Clock Frequencies and Ratios ........................................................... 64
7.2
8
Processor Interface .................................................................................... 65
8.1
8.2
Alphabetical Signal Reference........................................................... 65
Signal Summaries ............................................................................ 77
Appendix A: PLL RLC Filter Specification.............................................................. 79
A.1
A.2
A.3
A.4
Introduction ..................................................................................... 79
Filter Specification ........................................................................... 79
Recommendation for Mobile Systems................................................ 81
Comments ...................................................................................... 82
Appendix B: Intel Mobile Voltage Positioning (IMVP) for the Mobile Pentium® III
Processor ................................................................................................... 84
B.1
B.2
Introduction ..................................................................................... 84
Reference Documents ..................................................................... 84
2
Datasheet
249409-001
Mobile Intel® Pentiumâ III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figures
Figure 1. Signal Groups of a Mobile Pentium III Processor/440BX AGPset - Based
System ....................................................................................................... 7
Figure 2. Signal Groups of a Mobile Pentium III Processor/440MX Chipset - Based
System ....................................................................................................... 8
Figure 3. Clock Control States ................................................................................... 13
Figure 4. Vcc Ramp Rate Requirement ...................................................................... 19
Figure 5. PLL RLC Filter ........................................................................................... 22
Figure 6. PICCLK/TCK Clock Timing Waveform ......................................................... 34
Figure 7. BCLK Timing Waveform.............................................................................. 34
Figure 8. Valid Delay Timings.................................................................................... 35
Figure 9. Setup and Hold Timings.............................................................................. 35
Figure 10. Cold/Warm Reset and Configuration Timings ............................................. 36
Figure 11. Power-on Reset Timings ........................................................................... 36
Figure 12. Test Timings (Boundary Scan) .................................................................. 37
Figure 13. Test Reset Timings................................................................................... 37
Figure 14. Quick Start/Deep Sleep Timing.................................................................. 38
Figure 15. Stop Grant/Sleep/Deep Sleep Timing......................................................... 39
Figure 16. Intel SpeedStep Technology/Deep Sleep Timing........................................ 40
Figure 17. BCLK/PICCLK Generic Clock Waveform.................................................... 42
Figure 18. Low to High, GTL+ Receiver Ringback Tolerance....................................... 43
Figure 19. High to Low, GTL+ Receiver Ringback Tolerance....................................... 44
Figure 20. Maximum Acceptable Overshoot/Undershoot Waveform............................. 45
Figure 21. Surface-mount BGA2 Package - Top and Side View................................... 48
Figure 22. Surface-mount BGA2 Package - Bottom View ............................................ 49
Figure 23. Socketable Micro-PGA2 Package - Top and Side View............................... 51
Figure 24. Socketable Micro-PGA2 Package - Bottom View ........................................ 52
Figure 25. Pin/Ball Map - Top View............................................................................ 53
Figure 26. PWRGOOD Relationship at Power On....................................................... 72
Figure 27. PLL Filter Specifications............................................................................ 80
249409-001
Datasheet
3
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Tables
Table 1. New Mobile Pentium III Processor Signals .................................................... 11
Table 2. Removed Mobile Pentium II Processor Signals.............................................. 12
Table 3. Clock State Characteristics .......................................................................... 15
Table 4. Mobile Pentium III Processor CPUID ............................................................ 16
Table 5. Mobile Pentium III Processor CPUID Cache and TLB Descriptors................... 17
Table 6. System Signal Groups ................................................................................. 18
Table 7. Recommended Resistors for Mobile Pentium III Processor Signals................. 19
Table 8. Mobile Pentium III Processor Absolute Maximum Ratings .............................. 24
Table 9. Mobile Pentium III Processor Power Specifications1....................................... 25
Table 10. GTL+ Signal Group DC Specifications ........................................................ 26
Table 11. GTL+ Bus DC Specifications ...................................................................... 26
Table 12. Clock, APIC, TAP, CMOS, and Open-drain Signal Group DC Specifications.. 27
Table 13. System Bus Clock AC Specifications1 ......................................................... 29
Table 14. Valid Mobile Pentium III Processor Frequencies........................................... 29
Table 15. GTL+ Signal Groups AC Specifications1...................................................... 30
Table 16. CMOS and Open-drain Signal Groups AC Specifications1, 2.......................... 30
Table 17. Reset Configuration AC Specifications ........................................................ 31
Table 18. APIC Bus Signal AC Specifications1............................................................ 31
Table 19. TAP Signal AC Specifications1.................................................................... 32
Table 20. Quick Start/Deep Sleep AC Specifications1 ................................................. 33
Table 21. Stop Grant/Sleep/Deep Sleep AC Specifications.......................................... 33
Table 22. Intel SpeedStep Technology AC Specifications............................................ 33
Table 23. BCLK Signal Quality Specifications............................................................. 41
Table 24. PICCLK Signal Quality Specifications ......................................................... 41
Table 25. GTL+ Signal Group Ringback Specification ................................................. 43
Table 26. GTL+ Signal Group Overshoot/Undershoot Tolerance at the Processor Core1, 4,
5 ............................................................................................................... 44
Table 27. Non-GTL+ Signal Group Overshoot/Undershoot Tolerance at the Processor
Core 1, 4, 5.................................................................................................. 46
Table 28. Surface-mount BGA2 Package Specifications ............................................. 47
Table 29. Socketable Micro-PGA2 Package Specification ........................................... 50
Table 30. Signal Listing in Order by Pin/Ball Number .................................................. 54
Table 31. Signal Listing in Order by Signal Name ....................................................... 58
Table 32. Voltage and No-Connect Pin/Ball Locations................................................. 60
Table 33. Power Specifications for Mobile Pentium III Processor with Intel SpeedStep
Technology ............................................................................................... 62
Table 34. Thermal Diode Interface............................................................................. 63
Table 35. Thermal Diode Specifications ..................................................................... 63
Table 36. BSEL[1:0] Encoding................................................................................... 68
Table 37. Voltage Identification Encoding................................................................... 76
Table 38. Input Signals ............................................................................................. 77
Table 39. Output Signals........................................................................................... 78
Table 40. Input/Output Signals (Single Driver) ............................................................ 78
Table 41. Input/Output Signals (Multiple Driver).......................................................... 78
Table 42. PLL Filter Inductor Recommendations......................................................... 81
Table 43. PLL Filter Capacitor Recommendations ...................................................... 82
Table 44. PLL Filter Resistor Recommendations ........................................................ 82
4
Datasheet
249409-001
Mobile Intel® Pentiumâ III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Revision History
Date
Revision
Number
Updates
1.0
2.0
April 2000
June 2000
Initial release
Revision 2.0 updates include:
·
·
·
Added new processor speed 750/600 MHz
Added new low -voltage processor speed 600/500 MHz
Updated references
3.0
4.0
September 2000
January 2001
Revision 3.0 updates include:
·
·
Added new processor speed 850/700 MHz, 800/650 MHz
Updated references
Revision 4.0 updates include:
·
·
Added new processor speed 500/300 MHz
Updated references
·
Corrected die width size for C-step in Table 28
249409-001
Datasheet
5
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
1 Introduction
Using Intel’s advanced 0.18 micron process technology, the Intel® mobile Pentium® III processor
offers high performance and lower power consumption. Key Performance advancements include
the addition of new Internet Streaming SIMD instructions, an advanced transfer cache
architecture, and a processor system bus speed of 100 MHz. These features are offered in BGA2
and micro-PGA2 packages that are up to 20% smaller than those offered for the Intel mobile
PentiumII processor. All of these technologies make outstanding performance possible for
mobile PCs in a variety of shapes and sizes.
Intelmobile Pentium III processor featuring Intel SpeedStep™ technology is the next dramatic
step towards achieving near desktop performance. This exciting new processor has two
performance modes and allows real-time dynamic switching of the voltage and frequency between
the modes. This occurs by switching the bus ratios, core operating voltage, and core processor
speeds without resetting the system.
The integrated L2 cache is designed to help improve performance, and it complements the system
bus by providing critical data faster and reducing total system power consumption. The mobile
PentiumIII processor’s 64-bit wide Gunning Transceiver Logic (GTL+) system bus provides a
glue-less, point-to-point interface for an I/O bridge/memory controller, and is compatible with the
440BX AGPset, 440ZX-M AGPset, and the 440MX Chipset.
Figure 1 shows the various parts of a mobile PentiumIII processor/440BX or 440ZX-M AGPset -
based system and how the mobile Pentium III processor connects to them.
Figure 2 shows an alternative mobile Pentium III processor/440MX Chipset - based system.
This document covers the electrical, mechanical, and thermal specifications for the mobile
Pentium III processor featuring Intel SpeedStep technology at the following frequencies: 850
MHz, 800 MHz, 750 MHz and 700 MHz in BGA2 and micro-PGA2 packages, low voltage 600
MHz, and ultra low voltage 500 MHz in BGA2 package.
6
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 1. Signal Groups of a Mobile Pentium III Processor/440BX AGPset - Based System
Thermal
Sensor
Mobile
Pentium® III
APIC
TAP
Bus
Processor
System
Bus
443BX
OR
440ZX-M
DRAM
North Bridge
PCI
OR
PIIX4E
South Bridge
System
IOAPIC
Controller
(optional)
V0000-03
ISA/EIO
249409-001
Datasheet
7
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 2. Signal Groups of a Mobile Pentium III Processor/440MX Chipset - Based System
Thermal
Sensor
Mobile
TAP
Pentium® III
System
Bus
DRAM
440MX
PCIset
OR
System
V0000-04
Controller
X-bus
PCI
8
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
1.1 Overview
Performance improved over existing mobile processors
— Supports the Intel Architecture with Dynamic Execution
— Supports the Intel Architecture MMX™ technology
— Supports Streaming SIMD Extensions for enhanced video, sound, and 3D performance
— Supports Intel SpeedStep Technology
— Integrated Intel Floating Point Unit compatible with the IEEE 754 standard
On-die primary (L1) instruction and data caches
— 4-way set associative, 32-byte line size, 1 line per sector
— 16-Kbyte instruction cache and 16-Kbyte write-back data cache
— Cacheable range controlled by processor programmable registers
On-die second level (L2) cache
— 8-way set associative, 32-byte line size, 1 line per sector
— Operates at full core speed
— 256-Kbyte, ECC protected cache data array
GTL+ system bus interface
— 64-bit data bus, 100-MHz operation
— Uniprocessor, two loads only (processor and I/O bridge/memory controller)
— Integrated termination
Pentium II processor clock control
— Quick Start for low power, low exit latency clock “throttling”
— Deep Sleep mode for lower power dissipation
Thermal diode for measuring processor temperature
1.2 Terminology
In this document a “#” symbol following a signal name indicates that the signal is active low. This
means that when the signal is asserted (based on the name of the signal) it is in an electrical low
state. Otherwise, signals are driven in an electrical high state when they are asserted. In state
machine diagrams, a signal name in a condition indicates the condition of that signal being
asserted. If the signal name is preceded by a “!” symbol, then it indicates the condition of that
signal not being asserted. For example, the condition “!STPCLK# and HS” is equivalent to “the
active low signal STPCLK# is unasserted (i.e., it is at 1.5V) and the HS condition is true.” The
249409-001
Datasheet
9
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
symbols “L” and “H” refer respectively to electrical low and electrical high signal levels. The
symbols “0” and “1” refer respectively to logical low and logical high signal levels. For example,
BD[3:0] = “1010” = “HLHL” refers to a hexadecimal “A,” and D[3:0]# = “1010” = “LHLH” also
refers to a hexadecimal “A.” The symbol “X” refers to a “Don’t Care” condition, where a “0” or a
“1” results in the same behavior.
1.3 References
Pentium® II Processor at 233 MHz, 266 MHz, 300 MHz, and 333 MHz (Order Number 243335)
Pentium® II Processor 350 MHz and 400 MHz (Order Number 243657)
Pentium® II Processor Developer’s Manual (Order Numb er 243502)
CK97 Clock Driver Specification (Contact your Intel Field Sales Representative)
Intel® Architecture Software Developer’s Manual (Order Number 243193)
Volume I: Basic Architecture (Order Number 243190)
Volume II: Instruction Set Reference (Order Number 243191)
Volume III: System Programming Guide (Order Number 243192)
Mobile Pentium® III Processor I/O Buffer Models, IBIS Format (Available in electronic form;
Contact your Intel Field Sales Representative)
Mobile Pentium® III Processor GTL+ System Bus Layout Guideline (Contact your Intel Field
Sales Representative)
Geyserville Hardware Technical Specification Rev 1.8 (SC-2375)
Geyserville Software Architecture Specification Rev 1.5 (SC-2364
Intel® Mobile Pentium® III Processor Thermal Specification Guideline (Order Number TBD)
10
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
2 Mobile Pentium III Processor Features
2.1 New Features in the Mobile Pentium III Processor
2.1.1 On-die GTL+ Termination
The termination resistors for the GTL+ system bus are integrated onto the processor die. The
RESET# signal does not have on-die termination and requires an external 56.2W ±1% terminating
resistor.
2.1.2 Streaming SIMD Extensions
The mobile Pentium III processor is the first mobile processor to implement Streaming SIMD
(single instruction, multiple data) extensions. Streaming SIMD extensions can enhance floating
point, video, sound, and 3-D application performance.
2.1.3 Intel SpeedStep Technology
Intel SpeedStep technology is a new mobile feature developed by Intel. The mobile Pentium III
processors that are enabled with Intel SpeedStep technology have the ability to switch between
two bus ratios and core speeds without having to reset the processor.
2.1.4 Signal Differences Between the Mobile Pentium II Processor and the
Mobile Pentium III Processor
With the exception of BCLK, PICCLK, and PWRGOOD, the CMOS inputs and Open-drain
outputs have changed from 2.5V tolerant, as on the mobile Pentium II processor to 1.5V tolerant.
Table 1. New Mobile Pentium III Processor Signals
Signals
Function
CLKREF
CMOSREF
EDGECTRLP
GHI#
System bus clock trip point control
1.5V CMOS input buffer trip point control
GTL+ output buffer control
Intel SpeedStep technology operating mode selection
Processor system bus speed selection
Reserved, may be defined in the future
On-die GTL+ termination control
BSEL[1:0]
RSVD
RTTIMPEDP
VCCT
On-die GTL+ termination current supply
Voltage Identification
VID[4:0]
249409-001
Datasheet
11
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 2. Removed Mobile Pentium II Processor Signals
Signals
Purpose
EDGECTRLN
BSEL
GTL+ output buffer control
100/66 MHz processor system bus speed selection
2.2 Power Management
2.2.1 Clock Control Architecture
The mobile Pentium III processor clock control architecture (Figure 3) has been optimized for
leading edge deep green desktop and mobile computer designs. The clock control architecture
consists of seven different clock states: Normal, Stop Grant, Auto Halt, Quick Start, HALT/Grant
Snoop, Sleep, and Deep Sleep states. The Auto Halt state provides a low-power clock state that
can be controlled through the software execution of the HLT instruction. The Quick Start state
provides a very low power and low exit latency clock state that can be used for hardware
controlled “idle” computer states. The Deep Sleep state provides an extremely low-power state
that can be used for “Power-On-Suspend” computer states, which is an alternative to shutting off
the processor’s power. Compared to the Pentium processor exit latency of 1 msec, the exit latency
of the Deep Sleep state has been reduced to 30 msec in the mobile PentiumIII processor. The Stop
Grant and Sleep states shown in Figure 3 are intended for use in “Deep Green” desktop and server
systems — not in mobile systems. Performing state transitions not shown in Figure 3 is neither
recommended nor supported.
The Stop Grant and Quick Start clock states are mutually exclusive, i.e., a strapping option on
signal A15# chooses which state is entered when the STPCLK# signal is asserted. The Quick Start
state is enabled by strapping the A15# signal to ground at Reset; otherwise, asserting the
STPCLK# signal puts the processor into the Stop Grant state. The Stop Grant state has a higher
power level than the Quick Start state and is designed for Symmetric Multi-Processing (SMP)
platforms. The Quick Start state has a much lower power level, but it can only be used in
uniprocessor platforms. Table 3 provides clock state characteristics, which are described in detail
in the following sections.
2.2.2 Normal State
The Normal state of the processor is the normal operating mode where the processor’s core clock
is running and the processor is actively executing instructions.
2.2.3 Auto Halt State
This is a low-power mode entered by the processor through the execution of the HLT instruction.
The power level of this mode is similar to the Stop Grant state. A transition to the Normal state is
made by a halt break event (one of the following signals going active: NMI, INTR, BINIT#,
INIT#, RESET#, FLUSH#, or SMI#).
Asserting the STPCLK# signal while in the Auto Halt state will cause the processor to transition
to the Stop Grant or Quick Start state, where a Stop Grant Acknowledge bus cycle will be issued.
12
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Deasserting STPCLK# will cause the processor to return to the Auto Halt state without issuing a
new Halt bus cycle.
The SMI# interrupt is recognized in the Auto Halt state. The return from the System Management
Interrupt (SMI) handler can be to either the Normal state or the Auto Halt state. See the Intel®
Architecture Software Developer’s Manual, Volume III: System Programmer’s Guide for more
information. No Halt bus cycle is issued when returning to the Auto Halt state from the System
Management Mode (SMM).
The FLUSH# signal is serviced in the Auto Halt state. After the on-chip and off-chip caches have
been flushed, the processor will return to the Auto Halt state without issuing a Halt bus cycle.
Transitions in the A20M# and PREQ# signals are recognized while in the Auto Halt state.
Figure 3. Clock Control States
STPCLK# and
QSE and SGA
Normal
HS=false
Quick
Start
(!STPCLK# and !HS)
or RESET#
HLT and
halt bus cycle
STPCLK# and
QSE and SGA
BCLK
stopped
halt
break
!STPCLK#
and HS
BCLK on
and QSE
STPCLK# and
!QSE and SGA
Auto
Halt
HS=true
Snoop
serviced occurs
Snoop
Deep
Sleep
(!STPCLK#
and !HS) or
stop break
!STPCLK#
and HS
Snoop
occurs
STPCLK# and
!QSE and SGA
Snoop
Snoop
serviced
occurs
Stop
Grant
HALT/Grant
Snoop
Snoop
serviced
SLP#
BCLK on
and !QSE
BCLK
stopped
!SLP# or
RESET#
Sleep
V0001-00
NOTES: halt break – A20M#, BINIT#, FLUSH#, INIT#, INTR, NMI, PREQ#, RESET#, SMI#
HLT – HLT instruction executed
HS – Processor Halt State
QSE – Quick Start State Enabled
SGA – Stop Grant Acknowledge bus cycle issued
stop break – BINIT#, RESET#
2.2.4 Stop Grant State
The processor enters this mode with the assertion of the STPCLK# signal when it is configured for
Stop Grant state (via the A15# strapping option). The processor is still able to respond to snoop
requests and latch interrupts. Latched interrupts will be serviced when the processor returns to the
Normal state. Only one occurrence of each interrupt event will be latched. A transition back to the
249409-001
Datasheet
13
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Normal state can be made by the deassertion of the STPCLK# signal or the occurrence of a stop
break event (a BINIT# or RESET# assertion).
The processor will return to the Stop Grant state after the completion of a BINIT# bus
initialization unless STPCLK# has been de-asserted. RESET# assertion will cause the processor to
immediately initialize itself, but the processor will stay in the Stop Grant state after initialization
until STPCLK# is deasserted. A transition to the Sleep state can be made by the assertion of the
SLP# signal.
While in the Stop Grant state, assertions of FLUSH#, SMI#, INIT#, INTR, and NMI (or
LINT[1:0]) will be latched by the processor. These latched events will not be serviced until the
processor returns to the Normal state. Only one of each event will be recognized upon return to the
Normal state.
2.2.5 Quick Start State
This is a mode entered by the processor with the assertion of the STPCLK# signal when it is
configured for the Quick Start state (via the A15# strapping option). In the Quick Start state the
processor is only capable of acting on snoop transactions generated by the system bus priority
device. Because of its snooping behavior, Quick Start can only be used in a uniprocessor (UP)
configuration.
A transition to the Deep Sleep state can be made by stopping the clock input to the processor. A
transition back to the Normal state (from the Quick Start state) is made only if the STPCLK#
signal is deasserted.
While in this state the processor is limited in its ability to respond to input. It is incapable of
latching any interrupts, servicing snoop transactions from symmetric bus masters or responding to
FLUSH# or BINIT# assertions. While the processor is in the Quick Start state, it will not respond
properly to any input signal other than STPCLK#, RESET#, or BPRI#. If any other input signal
changes, then the behavior of the processor will be unpredictable. No serial interrupt messages
may begin or be in progress while the processor is in the Quick Start state.
RESET# assertion will cause the processor to immediately initialize itself, but the processor will
stay in the Quick Start state after initialization until STPCLK# is deasserted.
2.2.6 HALT/Grant Snoop State
The processor will respond to snoop transactions on the system bus while in the Auto Halt, Stop
Grant, or Quick Start state. When a snoop transaction is presented on the system bus the processor
will enter the HALT/Grant Snoop state. The processor will remain in this state until the snoop has
been serviced and the system bus is quiet. After the snoop has been serviced, the processor will
return to its previous state. If the HALT/Grant Snoop state is entered from the Quick Start state,
then the input signal restrictions of the Quick Start state still apply in the HALT/Grant Snoop
state, except for those signal transitions that are required to perform the snoop.
2.2.7 Sleep State
The Sleep state is a very low-power state in which the processor maintains its context and the
phase-locked loop (PLL) maintains phase lock. The Sleep state can only be entered from the Stop
Grant state. After entering the Stop Grant state, the SLP# signal can be asserted, causing the
processor to enter the Sleep state. The SLP# signal is not recognized in the Normal or Auto Halt
states.
14
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
The processor can be reset by the RESET# signal while in the Sleep state. If RESET# is driven
active while the processor is in the Sleep state then SLP# and STPCLK# must immediately be
driven inactive to ensure that the processor correctly initializes itself.
Input signals (other than RESET#) may not change while the processor is in the Sleep state or
transitioning into or out of the Sleep state. Input signal changes at these times will cause
unpredictable behavior. Thus, the processor is incapable of snooping or latching any events in the
Sleep state.
While in the Sleep state, the processor can enter its lowest power state, the Deep Sleep state.
Removing the processor’s input clock puts the processor in the Deep Sleep state. PICCLK may be
removed in the Sleep state.
2.2.8 Deep Sleep State
The Deep Sleep state is the lowest power mode the processor can enter while maintaining its
context. The Deep Sleep state is entered by stopping the BCLK input to the processor, while it is
in the Sleep or Quick Start state. For proper operation, the BCLK input should be stopped in the
Low state.
The processor will return to the Sleep or Quick Start state from the Deep Sleep state when the
BCLK input is restarted. Due to the PLL lock latency, there is a delay of up to 30 msec after the
clocks have started before this state transition happens. PICCLK may be removed in the Deep
Sleep state. PICCLK should be designed to turn on when BCLK turns on when transitioning out of
the Deep Sleep state.
The input signal restrictions for the Deep Sleep state are the same as for the Sleep state, except
that RESET# assertion will result in unpredictable behavior.
Table 3. Clock State Characteristics
Clock State Exit Latency
Normal N/A
Snooping? System Uses
Yes
Yes
Yes
Normal program execution
Auto Halt
Approximately 10 bus clocks
10 bus clocks
S/W controlled entry idle mode
Stop Grant
Quick Start
H/W controlled entry/exit mobile throttling
Through snoop, to HALT/Grant
Snoop state: immediate
Yes
H/W controlled entry/exit mobile throttling
Through STPCLK#, to Normal
state: 8 bus clocks
HALT/Grant A few bus clocks after the end Yes
Supports snooping in the low power states
Snoop
of snoop activity
Sleep
To Stop Grant state 10 bus
clocks
No
No
H/W controlled entry/exit desktop idle mode
support
Deep Sleep
H/W controlled entry/exit mobile powered-on
suspend support
30 msec
NOTE:
See Table 33 for power dissipation in the low-power states.
2.2.9 Operating System Implications of Low-power States
There are a number of architectural features of the mobile Pentium III processor that do not
function in the Quick Start or Sleep state as they do in the Stop Grant state. The time-stamp
counter and the performance monitor counters are not guaranteed to count in the Quick Start or
249409-001
Datasheet
15
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Sleep states. The local APIC timer and performance monitor counter interrupts should be disabled
before entering the Deep Sleep state or the resulting behavior will be unpredictable.
2.2.10 Intel SpeedStep Technology
Some mobile Pentium III processors will be offered with Intel SpeedStep technology. The Intel
SpeedStep technology allows the processor switch between two core frequencies without having
to reset the processor or change the system bus frequency. The processor has two bus ratios
programmed into it instead of one and the GHI# signal controls which one is used. After reset, the
processor will start in the lower of its two core frequencies, the “Battery Optimized” mode. An
operating mode transition to the high core frequency can be made by putting the processor into the
Deep Sleep state, raising the core voltage, setting GHI# low, and returning to the Normal state.
This puts the processor into the “Maximum performance” mode. A transitioning back to the low-
core frequency can be made by reversing these steps. Refer to the Geyserville Hardware Technical
Specification (reference numberSC-2375) and the Geyserville Software Architecture Specification
(reference number SC-2364) for more information on Intel SpeedStep technology.
2.3 GTL+ Signals
The mobile Pentium III processor system bus signals use a variation of the low-voltage swing GTL
signaling technology. The mobile Pentium III processor system bus specification is similar to the
Pentium II processor system bus specification, which is a version of GTL with enhanced noise
margins and less ringing.
The GTL+ system bus depends on incident wave switching and uses flight time for timing
calculations of the GTL+ signals, as opposed to capacitive derating. Analog signal simulation of
the system bus including trace lengths is highly recommended. Contact your field sales
representative to receive the IBIS models for the mobile Pentium III processor.
The GTL+ system bus of the Pentium II processor was designed to support high-speed data
transfers with multiple loads on a long bus that behaves like a transmission line. However, in
mobile systems the system bus only has two loads (the processor and the chipset) and the bus
traces are short. It is possible to change the layout and termination of the system bus to take
advantage of the mobile environment using the same GTL+ I/O buffers. In mobile systems the
GTL+ system bus is terminated at one end only. This termination is provided on the processor
core (except for the RESET# signal). Refer to the Mobile Coppermine Processor GTL+ System
Bus Layout Guideline for details on laying out the GTL+ system bus.
2.4 Mobile Pentium III Processor CPUID
The CPUID instruction does not distinguish between the Pentium III processor and the mobile
Pentium III processor. After a power-on RESET or when the CPUID version information is
loaded, the EAX register contains the values shown in
Table 4. After the L2 cache is initialized, the CPUID cache/TLB descriptors will be the values
shown in Table 5.
Table 4. Mobile Pentium III Processor CPUID
EAX[31:0]
EBX[7:0]
Reserved [31:14] Type [13:12] Family [11:8] Model [7:4] Stepping [3:0] Brand ID
16
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
X
0
6
8
X
02
Table 5. Mobile Pentium III Processor CPUID Cache and TLB Descriptors
Cache and TLB Descriptors
01H, 02H, 03H, 04H, 08H, 0CH, 82H
249409-001
Datasheet
17
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
3 Electrical Specifications
3.1 Processor System Signals
Table 6 lists the processor system signals by type. All GTL+ signals are synchronous with the
BCLK signal. All TAP signals are synchronous with the TCK signal except TRST#. All CMOS
input signals can be applied asynchronously.
Table 6. System Signal Groups
Group Name
GTL+ Input
GTL+ Output
GTL+ I/O
Signals
BPRI#, DEFER#, RESET#, RS[2:0]#, RSP#, TRDY#
PRDY#
A[35:3]#, ADS#, AERR#, AP[1:0]#, BERR#, BINIT#, BNR#, BP[3:2]#,
BPM[1:0]#, BREQ0#, D[63:0]#, DBSY#, DEP[7:0]#, DRDY#, HIT#, HITM#,
LOCK#, REQ[4:0]#, RP#
1.5V CMOS Input 2
2.5V CMOS Input 1, 3
A20M#, FLUSH#, GHI#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#,
SLP#, SMI#, STPCLK#
PWRGOOD
1.5V Open Drain Output 2 FERR#, IERR#
3.3V CMOS Input4
Clock 3
BSEL[1:0]
BCLK
APIC Clock 3
APIC I/O 2
PICCLK
PICD[1:0]
Thermal Diode
TAP Input 2
TAP Output 2
THERMDA, THERMDC
TCK, TDI, TMS, TRST#
TDO
Power/Other 5
CLKREF, CMOSREF, EDGECTRLP, NC, PLL1, PLL2, RSVD, RTTIMPEDP,
TESTHI, TESTLO[2:1], VCC, VCCT, VID[4:0], VREF, VSS
NOTES:
1.
2.
3.
4.
5.
See Section 8.1 for information on the PWRGOOD signal.
These signals are tolerant to 1.5V only. See Table 7 for the recommended pull-up resistor.
These signals are tolerant to 2.5V only. See Table 7 for the recommended pull-up resistor.
These signals are tolerant to 3.3V only. See Table 7 for the recommended pull-up resistor.
VCC is the power supply for the core logic.
PLL1 and PLL2 are the power supply for the PLL analog section.
VCCT is the power supply for the system bus buffers.
VREF is the voltage reference for the GTL+ input buffers.
VSS is system ground.
The CMOS, APIC, and TAP inputs can be driven from ground to 1.5V. BCLK, PICCLK, and
PWRGOOD can be driven from ground to 2.5V. The APIC data and TAP outputs are Open-drain
and should be pulled up to 1.5V using resistors with the values shown in Table 7. If Open-drain
drivers are used for input signals, then they should also be pulled up to the appropriate voltage
using resistors with the values shown in Table 7.
18
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 7. Recommended Resistors for Mobile Pentium III Processor Signals
Mobile Pentium III Processor Signal 1, 2
Recommended
Resistor Value (W )
No pull-up
GHI# 3
10 pull-down
56.2 pull-up
150 pull-up
270 pull-up
680 pull-up
1K pull-up
BREQ0#4
RESET#5
PICD[1:0], TDI, TDO
SMI#
STPCLK#
INIT#, TCK, TMS
TRST#
1K pull-down
1.5K pull-up
A20M#, FERR#, FLUSH#, IERR#, IGNNE#, LINT0/INTR,
LINT1/NMI, PREQ#, PWRGOOD, SLP#
NOTES:
1.
The recommendations above are only for signals that are being used. These recommendations are maximum values only;
stronger pull-ups may be used. Pull-ups for the signals driven by the chipset should not violate the chipset specification.
Refer to Section 3.1.4 for the required pull-up or pull-down resistors for signals that are not being used.
2.
Open-drain signals must never violate the undershoot specification in Section 4.3. Use stronger pull-ups if there is too
much undershoot.
3.
4.
5.
GHI# has an on-die pull-up to VCCT.
A pull-down on BREQ0# is an alternative to having the central agent to drive BREQ0# low at reset.
A 56.2W 1% terminating resistor connected to VCCT is required.
3.1.1 Power Sequencing Requirements
The mobile Pentium III processor has no power sequencing requirements. Intel recommends that
all of the processor power planes rise to their specified values within one second of each other.
The VCC power plane must not rise too fast. At least 200 msec (TR) must pass from the time that
VCC is at 10% of its nominal value until the time that VCC is at 90% of its nominal value (see
Figure 4).
Figure 4. Vcc Ramp Rate Requirement
Vcc
90% Vcc (nominal)
10% Vcc (nominal)
Volts
T
Time
3.1.2 Test Access Port (TAP) Connection
The TAP interface is an implementation of the IEEE 1149.1 (“JTAG”) standard. Due to the
voltage levels supported by the TAP interface, Intel recommends that the mobile Pentium III
processor and the other 1.5-V JTAG specification compliant devices be last in the JTAG chain
after any devices with 3.3-V or 5.0-V JTAG interfaces within the system. A translation buffer
should be used to reduce the TDO output voltage of the last 3.3/5.0V device down to the 1.5V
249409-001
Datasheet
19
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
range that the mobile Pentium III processor can tolerate. Multiple copies of TMS and TRST# must
be provided, one for each voltage level.
A Debug Port and connector may be placed at the start and end of the JTAG chain containing the
processor, with TDI to the first component coming from the Debug Port and TDO from the last
component going to the Debug Port. There are no requirements for placing the mobile Pentium III
processor in the JTAG chain, except for those that are dictated by voltage requirements of the TAP
signals.
3.1.3 Catastrophic Thermal Protection
The mobile Pentium III processor does not support catastrophic thermal protection or the
THERMTRIP# signal. An external thermal sensor must be used to protect the processor and the
system against excessive temperatures.
3.1.4 Unused Signals
All signals named NC and RSVD must be unconnected. The TESTHI signal should be pulled up
to VCCT. The TESTLO1 and TESTLO2 signal should be pulled down to VSS. Unused GTL+
inputs, outputs and bi-directional signals should be unconnected. Unused CMOS active low inputs
should be connected to VCCT and unused active high inputs should be connected to VSS. Unused
Open-drain outputs should be unconnected. If the processor is configured to enter the Quick Start
state rather than the Stop Grant state, then the SLP# signal should be connected to VCCT. When
tying any signal to power or ground, a resistor will allow for system testability. For unused
signals, Intel suggests that 1.5-kW resistors are used for pull-ups and 1-kW resistors are used for
pull-downs.
If the local APIC is hardware disabled, then PICCLK and PICD[1:0] should be tied to VSS with a
1-kW resistor, one resistor can be used for the three signals. Otherwise PICCLK must be driven
with a clock that meets specification (see Table 18) and the PICD[1:0] signals must be pulled up
to VCCT with 150-W resistors, even if the local APIC is not used.
BSEL1 must be connected to VSS and BSEL0 must be pulled up to VCCT. VID[4:0] should be
connected to VSS if they are not used.
If the TAP signals are not used then the inputs should be pulled to ground with 1-kW resistors and
TDO should be left unconnected.
3.1.5 Signal State in Low-power States
3.1.5.1
System Bus Signals
All of the system bus signals have GTL+ input, output, or input/output drivers. Except when
servicing snoops, the system bus signals are tri-stated and pulled up by the termination resistors.
Snoops are not permitted in the Sleep and Deep Sleep states.
3.1.5.2
CMOS and Open-drain Signals
The CMOS input signals are allowed to be in either the logic high or low state when the processor
is in a low-power state. In the Auto Halt and Stop Grant states these signals are allowed to toggle.
20
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
These input buffers have no internal pull-up or pull-down resistors and system logic can use
CMOS or Open-drain drivers to drive them.
The Open-drain output signals have open drain drivers and external pull-up resistors are required.
One of the two output signals (IERR#) is a catastrophic error indicator and is tri-stated (and
pulled-up) when the processor is functioning normally. The FERR# output can be either tri-stated
or driven to VSS when the processor is in a low-power state depending on the condition of the
floating point unit. Since this signal is a DC current path when it is driven to VSS, Intel
recommends that the software clears or masks any floating-point error condition before putting the
processor into the Deep Sleep state.
3.1.5.3
Other Signals
The system bus clock (BCLK) must be driven in all of the low-power states except the Deep Sleep
state. The APIC clock (PICCLK) must be driven whenever BCLK is driven unless the APIC is
hardware disabled or the processor is in the Sleep state. Otherwise, it is permitted to turn off
PICCLK by holding it at VSS. The system bus clock should be held at VSS when it is stopped in the
Deep Sleep state.
In the Auto Halt and Stop Grant states the APIC bus data signals (PICD[1:0]) may toggle due to
APIC bus messages. These signals are required to be tri-stated and pulled-up when the processor
is in the Quick Start, Sleep, or Deep Sleep states unless the APIC is hardware disabled.
3.2 Power Supply Requirements
3.2.1 Decoupling Recommendations
The amount of bulk decoupling required on the VCC and VCCT planes to meet the voltage tolerance
requirements for the mobile Pentium III processor are a strong function of the power supply
design. Contact your Intel Field Sales Representative for tools to help determine how much bulk
decoupling is required.
For a processor with maximum performance mode at 900 MHz or 1 GHz, the transient de-
coupling recommendations are based on motherboard bulk decoupling, maximum Equivalent
Series Resistance (ESR) equal to 3.5mW, and the implementation of voltage positioning between
1.725V at light load and 1.660V at maximum load to reduce decoupling capacitor requirements.
Actual implementations will be dependent on power supply design.
For a processor with maximum performance mode at 700 MHz and above, the following
decoupling is recommended. The processor core power plane (VCC) should have fifteen 0.68 mF
0603 ceramic capacitors (using X7R dielectric for thermal reasons) placed directly under the
package using two vias for power and two vias for ground to reduce the trace inductance. Also to
minimize inductance, traces to those vias should be 22mils (in width) from the capacitor pads to
match the via-pad size (assuming 22-mil pad size). Twenty-four 2.2 mF 0805, X5R mid frequency
decoupling capacitors should be placed around the die as close to the die as flex solution allows.
The system bus buffer power plane (VCCT) should have twenty 0.1-mF high frequency decoupling
capacitors around the die.
For a processor with maximum performance mode at 650MHz and below, the following
decoupling is recommended. The processor core power plan (VCC) should have twelve 0.1-mF high
frequency decoupling capacitors placed underneath the die and twenty-seven 0.1-mF mid
249409-001
Datasheet
21
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
frequency decoupling capacitors placed around the die as close to the die (< 0.8” away) as flex
solution allows. The system bus buffer power plane (VCCT) should have fifteen 0.1-mF high
frequency decoupling capacitors no further than 0.25 inches away from the VCCT vias (balls).
3.2.2 Voltage Planes
All VCC and VSS pins/balls must be connected to the appropriate voltage plane. All VCCT and VREF
pins/balls must be connected to the appropriate traces on the system electronics. In addition to the
main VCC, VCCT, and VSS power supply signals, PLL1 and PLL2 provide analog decoupling to the
PLL section. PLL1 and PLL2 should be connected according to Figure 5. Do not connect PLL2
directly to VSS. Appendix A contains the RLC filter specification.
Figure 5. PLL RLC Filter
L1
R1
PLL1
PLL2
VCCT
C1
V0027-01
3.3 System Bus Clock and Processor Clocking
The 2.5-V BCLK clock input directly controls the operating speed of the system bus interface. All
system bus timing parameters are specified with respect to the rising edge of the BCLK input. The
mobile Pentium III processor core frequency is a multiple of the BCLK frequency. The processor
core frequency is configured during manufacturing. The configured bus ratio is visible to software
in the Power-on configuration register, see Section 7.2 for details.
Multiplying the bus clock frequency is necessary to increase performance while allowing for
easier distribution of signals within the system. Clock multiplication within the processor is
provided by the internal Phase Lock Loop (PLL), which requires a constant frequency BCLK
input. During Reset or on exit from the Deep Sleep state, the PLL requires some amount of time to
acquire the phase of BCLK. This time is called the PLL lock latency, which is specified in
Section 3.7, AC timing parameters T18 and T47.
3.4 Intel SpeedStep Technology
The mobile Pentium III processor featuring Intel SpeedStep technology is specified to operate in
either of two modes, the “Maximum Performance Mode” or the “Battery Optimized Mode”. Each
frequency and voltage pair identifies the operating mode. The voltage provided to the processor
must meet the core voltage specification for the current operating mode. If an operating mode
transition is made, then the system logic must direct the voltage regulator to regulate to the voltage
specification of the other mode. After reset, the processor will start in the lower of its two core
frequencies, so the core voltage must meet the lower voltage specification. Any RESET# assertion
will force the processor to the lower frequency, and the core voltage must behave appropriately.
INIT# assertions ("soft" resets) and APIC bus INIT messages do not change the operating mode of
the processor. Some electrical and thermal specifications are for a specific voltage and frequency.
22
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
The mobile Pentium III processor featuring Intel SpeedStep technology will meet the electrical and
thermal specifications specific to the current operating mode and is not guaranteed to meet the
electrical and thermal specifications specific to the opposite operating mode. The timing
specifications in Table 22 must be met when performing an operating mode transition.
3.5 Maximum Ratings
Table 8 contains the mobile Pentium III processor stress ratings. Functional operation at the
absolute maximum and minimum is neither implied nor guaranteed. The processor should not
receive a clock while subjected to these conditions. Functional operating conditions are provided
in the AC and DC tables. Extended exposure to the maximum ratings may affect device reliability.
Furthermore, although the processor contains protective circuitry to resist damage from static
electric discharge, one should always take precautions to avoid high static voltages or electric
fields.
249409-001
Datasheet
23
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 8. Mobile Pentium III Processor Absolute Maximum Ratings
Symbol
Parameter
Min
–40
Max
Unit
Notes
TStorage
Storage Temperature
85
°C Note 1
VCC(Abs) Supply Voltage with respect to VSS
–0.5 2.1
–0.3 2.1
V
V
VCCT
System Bus Buffer Voltage with respect to VSS
VIN GTL
VIN GTL
VIN15
System Bus Buffer DC Input Voltage with respect to VSS –0.3 2.1
V
Notes 2, 3
System Bus Buffer DC Input Voltage with respect to VCCT
1.5V Buffer DC Input Voltage with respect to VSS
2.5V Buffer DC Input Voltage with respect to VSS
3.3V Buffer DC Input Voltage with respect to VSS
VID ball/pin DC Input Voltage with respect to VSS
VID Current
—
VCCT + 0.7V V
Notes 2, 4
Note 5
–0.3 2.1
–0.3 3.3
–0.3 3.5
V
V
V
V
VIN25
Note 6
VIN33
Note 7
VINVID
—
5.5
5
IVID
mA Note 8
NOTES:
1.
The shipping container is only rated for 65°C.
2.
3.
Parameter applies to the GTL+ signal groups only. Compliance with both V
specifications is required.
IN GTL
The voltage on the GTL+ signals must never be below –0.3 or above 2.1V with respect to ground.
4.
The voltage on the GTL+ signals must never be above V
may occur.
+ 0.7V even if it is less than V + 2.1V, or a short to ground
SS
CCT
5.
6.
7.
8.
Parameter applies to CMOS, Open-drain, APIC, and TAP bus signal groups only.
Parameter applies to BCLK, CLKREF, PICCLK and PWRGOOD signals.
Parameter applies to BSEL[1:0] signals.
Parameter applies to each VID pin/ball individually.
3.6 DC Specifications
Table 9 through Table 12 lists the DC specifications for the mobile Pentium III processor.
Specifications are valid only while meeting specifications for the junction temperature, clock
frequency, and input voltages. Care should be taken to read all notes associated with each
parameter.
24
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 9. Mobile Pentium III Processor Power Specifications1
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV; VCCT = 1.50V ±115 mV
Symbol
Parameter
Min
Typ Max
Unit Notes
VCC
Transient VCC for core logic
0.95
1.02
1.25
0.975 1.0
1.10 1.18
1.35 1.45
V
V
V
V
±25 mV
±80 mV
±100 mV
±115 mV
Note 7,8
1.485 1.60 1.715
VCC,DC
Static VCC for core logic
0.95
1.02
1.25
0.975 1.0
1.10 1.18
1.35 1.45
V
V
V
V
±25 mV
±80 mV
±100 mV
-115/+40 mV,
Note 2,8
1.485 1.60 1.640
VCCT
VCC for System Bus Buffers, Transient tolerance 1.385 1.50 1.615
V
V
±115 mV,
Note 7,8
VCCT,DC
ICC
VCC for System Bus Buffers, Static tolerance
1.455 1.50 1.545
±3%, Note 2,8
Notes 4
Current for VCC at core frequency
at 300 MHz & 0.975V
at 500 MHz & 1.10V
at 550 MHz & 1.35V
at 600 MHz & 1.35V
at 650 MHz & 1.35V
at 700 MHz & 1.35V
at 700 MHz & 1.60V
4.72
7.9
A
A
A
A
A
A
A
10.3
11.2
12.0
12.8
14.6
at 750 MHz & 1.60V
at 800 MHz & 1.60V
at 850 MHz & 1.60V
15.6
16.6
17.6
A
A
A
ICCT
Current for VCCT
2.5
A
Notes 3, 4
Notes 4
Processor Stop Grant and Auto Halt current
at 0.975V (for 300 MHz)
ICC,SG
1.3
1.5
1.7
2.7
2.2
3.5
A
A
A
A
A
A
at 1.10V (for 500 MHz)
at 1.35V (for 550 MHz, 600 MHz)
at 1.35V (for 650 MHz, 700 MHz)
at 1.60V (for 700 MHz, 750 MHz)
at 1.60V (for 800 MHz, 850 MHz)
Processor Quick Start and Sleep current
at 0.975V (for 300 MHz)
ICC,QS
Note 4
1.2
1.3
1.5
2.4
1.9
3.0
A
A
A
A
A
A
at 1.10V (for 500 MHz)
at 1.35V (for 550 MHz, 600 MHz)
at 1.35V (for 650 MHz, 700 MHz)
at 1.60V (for 700 MHz, 750 MHz)
at 1.60V (for 800 MHz, 850 MHz)
Processor Deep Sleep Leakage current
at 0.975V (for 300 MHz)
ICC,DSLP
Notes 4
1.1
1.1
1.2
2.1
1.6
2.5
A
A
A
A
A
A
at 1.10V (for 500 MHz)
at 1.35V (for 550 MHz, 600 MHz)
at 1.35V (for 650 MHz, 700 MHz)
at 1.60V (for 700 MHz, 750 MHz)
at 1.60V (for 800 MHz, 850 MHz)
dICC/dt
VCC power supply current slew rate
1400
Notes 5, 6
A/ms
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.
Static voltage regulation includes: DC output initial voltage set point adjust, output ripple and noise, output load ranges
specified in Table 9 above, temperature, and warm up.
3.
4.
I
is the current supply for the system bus buffers, including the on-die termination.
CCT
I
specifications are specified at V
, V
, and 100°C and under maximum signal loading
CCx,max
CC, DC max CCT,max
conditions.
249409-001
Datasheet
25
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
5.
Based on simulations and averaged over the duration of any change in current. Use to compute the maximum inductance
and reaction time of the voltage regulator. This parameter is not tested.
6.
7.
Maximum values specified by design/characterization at nominal V
and V
.
CC CCT
V
CCx
must be within this range under all operating conditions, including maximum current transients.
V
CCx
must return
to within the static voltage specification, V
, within 100 ms after a transient event.
CCx,DC
Voltages are measured at the processor package pin for the Micro-PGA2 part and at the package ball on the BGA2 part.
8.
The signals on the mobile Pentium III processor system bus are included in the GTL+ signal
group. These signals are specified to be terminated to V . The DC specifications for these signals
CC
are listed in
Table 10 and the termination and reference voltage specifications for these signals are listed in
Table 11. The mobile Pentium III processor requires external termination and a V . Refer to the
REF
Mobile Pentium III Processor GTL+ System Bus Layout Guideline for full details of system V
CCT
and V
requirements. The CMOS, Open-drain, and TAP signals are designed to interface at
REF
1.5V levels to allow connection to other devices. BCLK and PICCLK are designed to receive a
2.5-V clock signal. The DC specifications for these signals are listed Table 12.
Table 10. GTL+ Signal Group DC Specifications
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol
Parameter
Min Max
Unit Notes
VOH
Output High Voltage
—
—
V
See VCCT,max in
Table 11
RON
IL
Output Low Drive Strength
16.67
±100
W
Leakage Current for Inputs, Outputs and I/Os
Note 1
mA
NOTE:
(0 £ V
IN/OUT
£ V ).
CCT
Table 11. GTL+ Bus DC Specifications
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min
Typ
Max
Unit Notes
VCCT
VREF
RTT
Bus Termination Voltage
1.385
1.5
1.615
V
Note 1
Input Reference Voltage
Bus Termination Strength
2/3VCCT – 2% 2/3VCCT 2/3VCCT + 2% V
±2%, Note 2
50
56
65
On-die RTT
Note 3
,
W
NOTES:
1.
For simulation use 1.50V ±10%. For typical simulation conditions use V
(1.5V –10%).
CCTmin
2.
3.
V
should be created from V
by a voltage divider.
REF
CCT
The RESET# signal does not have an on-die RTT. It requires an off-die 56.2W ±1% terminating resistor connected to
V
CCT
.
26
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 12. Clock, APIC, TAP, CMOS, and Open-drain Signal Group DC Specifications
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min
Max
Unit Notes
VIL15
Input Low Voltage, 1.5V CMOS
–0.15
VCMOSREFmin
– 200 mV
V
VIL25
VIL33
Input Low Voltage, 2.5V CMOS
Input Low Voltage, 3.3V CMOS
–0.3
–0.3
0.7
V
V
Notes 1, 2
VCMOSREFmin
– 200 mV
Notes 7
VIL,BCLK Input Low Voltage, BCLK
–0.3
0.5
V
V
Note 2
VIH15
Input High Voltage, 1.5V CMOS
VCMOSREFmax + VCCT
200 mV
VIH25
VIH33
Input High Voltage, 2.5V CMOS
Input High Voltage, 3.3V CMOS
2.0
2.625
V
V
Notes 1, 2
Notes 7
VCMOSREFmax + 3.465
200 mV
VIH,BCLK Input High Voltage, BCLK
2.0
2.625
0.4
V
Note 2
VOL
Output Low Voltage
V
Note 3
VOH15
VOH25
Output High Voltage, 1.5V CMOS N/A
Output High Voltage, 2.5V CMOS N/A
1.615
2.625
5.50
V
All outputs are Open-drain
All outputs are Open-drain
5V + 10%
V
VOH,VID Output High Voltage, VID ball/pins N/A
V
VCMOSREF CMOSREF Voltage
VCLKREF CLKREF Voltage
0.90
1.175
10
1.10
V
Note 4
1.25V ±6% 4
1.325
V
IOL
IL
Output Low Current
mA
Note 6
Leakage Current for Inputs,
Outputs and I/Os
±100
Note 5, Note 8
mA
NOTES:
1.
2.
Parameter applies to the PICCLK and PWRGOOD signals only.
VILx,min and VIHx,max only apply when BCLK and PICCLK are stopped. BCLK and PICCLK should be stopped in the low
state. See Table 23 for the BCLK voltage range specifications for when BCLK is running. See Table 24 for the PICCLK
voltage range specifications for when PICCLK is running.
Parameter measured at 10 mA.
3.
4.
5.
6.
VCMOSREF and VCLKREF should be created from a stable voltage supply using a voltage divider.
(0 £
£ VIHx,max).
VIN/OUT
Specified as the minimum amount of current that the output buffer must be able to sink. However, VOL,max cannot be
guaranteed if this specification is exceeded.
7.
8.
Parameter applies to BSEL[1:0] signals only.
For BSEL[1:0] signals, IL, Max can be up to 100mA (with 1K pull-up to 1.5V), and can be upto 500mA (with 1K pull-up to
3.3V)
249409-001
Datasheet
27
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
3.7 AC Specifications
3.7.1 System Bus, Clock, APIC, TAP, CMOS, and Open-drain AC Specifications
Table 13 through Table 21 provide AC specifications associated with the mobile Pentium III
processor. The AC specifications are divided into the following categories: Table 13 contains the
system bus clock specifications; Table 14 contains the processor core frequencies; Table 15
contains the GTL+ specifications; Table 16 contains the CMOS and Open-drain signal groups
specifications; Table 17 contains timings for the reset conditions; Table 18 contains the APIC
specifications; Table 19 contains the TAP specifications; and Table 20 and Table 21 contain the
power management timing specifications.
All system bus AC specifications for the GTL+ signal group are relative to the rising edge of the
BCLK input at 1.25V. All GTL+ timings are referenced to VREF for both “0” and “1” logic levels
unless otherwise specified. All APIC, TAP, CMOS, and Open-drain signals except PWRGOOD
are referenced to 0.75V.
28
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 13. System Bus Clock AC Specifications1
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
System Bus Frequency
BCLK Period
Min
Typ Max Unit Figure
Notes
100
10
MHz
ns
T1
T2
T3
T4
T5
Figure 7 Note 2
BCLK Period Stability
BCLK High Time
BCLK Low Time
BCLK Rise Time
BCLK Fall Time
±250 ps
Notes 3, 4
2.70
ns
ns
Figure 7 at>2.0V
2.45
Figure 7 at<0.5V
0.175
0.175
0.875 ns
0.875 ns
Figure 7 (0.9V – 1.6V)
Figure 7 (1.6V – 0.9V)
T6
NOTES:
1.
All AC timings for GTL+ and CMOS signals are referenced to the BCLK rising edge at 1.25V. All CMOS signals are
referenced at 0.75V.
2.
3.
4.
The BCLK period allows a +0.5 ns tolerance for clock driver variation.
Not 100% tested. Specified by design/characterization.
Measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of
BCLK skew between devices.
Table 14. Valid Mobile Pentium III Processor Frequencies
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
BCLK Frequency
(MHz)
Frequency Multiplier
Core Frequency
(MHz)
Power-on Configuration
bits [27, 25:22]
100
100
100
100
100
100
100
100
100
100
100
3
4
300
0, 0001
0, 0010
0, 0110
0, 0000
0, 0100
0, 1011
0, 1111
0, 1001
0, 1101
0, 1010
1, 0110
400
450
500
550
600
650
700
750
800
850
4.5
5
5.5
6
6.5
7
7.5
8
8.5
NOTE:
While other combinations of bus and core frequencies are defined, operation at frequencies other than those listed
above will not be validated by Intel and are not guaranteed. The frequency multiplier is programmed into the
processor when it is manufactured and it cannot be changed.
249409-001
Datasheet
29
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 15. GTL+ Signal Groups AC Specifications1
RTT = 56W internally terminated to VCCT; VREF = 2/3VCCT; load = 0 pF;
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol
Parameter
Min
Max Unit Figure
Notes
T7
GTL+ Output Valid Delay
0.2
2.7
3.4
ns
ns
Figure 8
Note 6
Note 7
T8
T9
GTL+ Input Setup Time
GTL+ Input Hold Time
1.2
ns
Figure 9
Figure 9
Notes 2, 3
0.80
1.2
ns
ns
Note 4, 6
Note 7
T10
RESET# Pulse Width
1
ms
Figure 10, Note 5
Figure 11
NOTES:
1.
All AC timings for GTL+ signals are referenced to the BCLK rising edge at 1.25V. All GTL+ signals are referenced at
V
REF
.
2.
3.
4.
RESET# can be asserted (active) asynchronously, but must be de-asserted synchronously.
Specification is for a minimum 0.40V swing.
Specification is for a maximum 1.0V swing.
5.
6.
7.
After V , V
, and BCLK become stable and PWRGOOD is asserted.
other than 0.975V
= 0.975V
CC CCT
Applies to all core V
CC
Applies only to core V
CC
Table 16. CMOS and Open-drain Signal Groups AC Specifications1, 2
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min Max Unit
Figure Notes
T14
1.5V Input Pulse Width, except PWRGOOD and
LINT[1:0]
2
BCLKs Figure 8 Active and
Inactive states
T14B
T15
LINT[1:0] Input Pulse Width
PWRGOOD Inactive Pulse Width
6
BCLKs Figure 8 Note 3
10
BCLKs Figure 11 Notes 4, 5
NOTES:
1.
All AC timings for CMOS and Open-drain signals are referenced to the BCLK rising edge at 1.25V. All CMOS and Open-
drain signals are referenced at 0.75V.
2.
3.
Minimum output pulse width on CMOS outputs is 2 BCLKs.
This specification only applies when the APIC is enabled and the LINT1 or LINT0 signal is configured as an edge
triggered interrupt with fixed delivery, otherwise specification T14 applies.
4.
5.
When driven inactive, or after VCC, VCCT and BCLK become stable. PWRGOOD must remain below VIL25,max from Table 12
until all the voltage planes meet the voltage tolerance specifications in Table 9 and BCLK has met the BCLK AC
specifications in Table 13 for at least 10 clock cycles. PWRGOOD must rise glitch-free and monotonically to 2.5V.
If the BCLK Settling Time specification (T60) can be guaranteed at power-on reset then the PWRGOOD Inactive Pulse
Width specification (T15) is waived and BCLK may start after PWRGOOD is asserted. PWRGOOD must still remain
below V
IL25,max
until all the voltage planes meet the voltage tolerance specifications.
30
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 17. Reset Configuration AC Specifications
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min Max Unit
Figure
Notes
Figure 8.
Figure 9
T16
T17
Reset Configuration Signals (A[15:5]#, BREQ0#, 4 BCLKs
FLUSH#, INIT#, PICD0) Setup Time
Before
deassertion of
RESET#
Figure 8.
Figure 9
Reset Configuration Signals (A[15:5]#, BREQ0#, 2
FLUSH#, INIT#, PICD0) Hold Time
20
BCLKs
ms
After clock that
deasserts
RESET#
T18
RESET#/PWRGOOD Setup Time
1
Figure 11 Before
deassertion of
RESET# 1
NOTE:
At least 1 ms must pass after PWRGOOD rises above V from Table 12 and BCLK meets its AC timing
IH25,min
specification until RESET# may be deasserted.
Table 18. APIC Bus Signal AC Specifications1
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min Max Unit Figure
Notes
T21
T22
T23
T24
T25
T26
T27
T28
T29
PICCLK Frequency
2
33.3 MHz
Note 2
PICCLK Period
30
500
ns
ns
ns
ns
ns
ns
ns
Ns
Figure 6
Figure 6
Figure 6
Figure 6
Figure 6
Figure 9
Figure 9
Figure 8
PICCLK High Time
10.5
10.5
at>1.7V
PICCLK Low Time
at<0.7V
PICCLK Rise Time
0.25 3.0
0.25 3.0
5.0
(0.7V – 1.7V)
(1.7V – 0.7V)
Note 3
PICCLK Fall Time
PICD[1:0] Setup Time
PICD[1:0] Hold Time
PICD[1:0] Valid Delay (Rising Edge)
2.5
Note 3
1.5
8.7
Notes 3, 4, 5
PICD[1:0] Valid Delay (Falling Edge) 1.5
12.0 ns
NOTES:
1.
All AC timings for APIC signals are referenced to the PICCLK rising edge at 1.25V. All CMOS signals are referenced at
0.75V.
2.
The minimum frequency is 2 MHz when PICD0 is at 1.5V at reset. If PICD0 is strapped to V at reset then the minimum
SS
frequency is 0 MHz.
3.
4.
5.
Referenced to PICCLK Rising Edge.
For Open-drain signals, Valid Delay is synonymous with Float Delay.
Valid delay timings for these signals are specified into 150W to 1.5V and 0 pF of external load. For real system timings
these specifications must be derated for external capacitance at 105 ps/pF.
249409-001
Datasheet
31
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 19. TAP Signal AC Specifications1
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min Max Unit Figure
Notes
T30
T31
T32
TCK Frequency
TCK Period
—
16.67 MHz
60
—
ns
ns
Figure 6
Figure 6
TCK High Time
25.0
³ 1.2V, Note 2
£ 0.6V, Note 2
T33
T34
T35
T36
T37
T38
T39
T40
T41
T42
T43
T44
NOTES:
TCK Low Time
25.0
ns
ns
ns
ns
ns
ns
Figure 6
TCK Rise Time
5.0
5.0
Figure 6 (0.6V – 1.2V), Notes 2, 3
Figure 6 (1.2V – 1.6V), Notes 2, 3
Figure 13 Asynchronous, Note 2
Figure 12 Note 4
TCK Fall Time
TRST# Pulse Width
40.0
5.0
TDI, TMS Setup Time
TDI, TMS Hold Time
14.0
Figure 12 Note 4
TDO Valid Delay
1.0 10.0 ns
25.0 ns
Figure 12 Notes 5, 6
TDO Float Delay
Figure 12 Notes 2, 5, 6
Figure 12 Notes 5, 7, 8
Figure 12 Notes 2, 5, 7, 8
Figure 12 Notes 4, 7, 8
Figure 12 Notes 4, 7, 8
All Non-Test Outputs Valid Delay
All Non-Test Outputs Float Delay
All Non-Test Inputs Setup Time
All Non-Test Inputs Hold Time
2.0 25.0 ns
25.0 ns
5.0
ns
ns
13.0
1.
All AC timings for TAP signals are referenced to the TCK rising edge at 0.75V. All TAP and CMOS signals are referenced
at 0.75V.
2.
3.
4.
5.
6.
Not 100% tested. Specified by design/characterization.
1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16 MHz.
Referenced to TCK rising edge.
Referenced to TCK falling edge.
Valid delay timing for this signal is specified into 150W terminated to 1.5V and 0 pF of external load. For real system
timings these specifications must be derated for external capacitance at 105 ps/pF.
7.
8.
Non-Test Outputs and Inputs are the normal output or input signals (except TCK, TRST#, TDI, TDO, and TMS). These
timings correspond to the response of these signals due to boundary scan operations.
During Debug Port operation use the normal specified timings rather than the TAP signal timings.
32
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 20. Quick Start/Deep Sleep AC Specifications1
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min Max Unit
Figure
Notes
T45
T46
T47
Stop Grant Cycle Completion to Clock Stop
100
0
BCLKs Figure 14
Stop Grant Cycle Completion to Input Signals Stable
Deep Sleep PLL Lock Latency
0
Figure 14
ms
ms
30
Figure 14, Note 2
Figure 15
T48
T49
STPCLK# Hold Time from PLL Lock
0
8
ns
Figure 14
Input Signal Hold Time from STPCLK# Deassertion
BCLKs Figure 14
NOTES:
1.
Input signals other than RESET# and BPRI# must be held constant in the Quick Start state.
2.
The BCLK Settling Time specification (T60) applies to Deep Sleep state exit under all conditions.
Table 21. Stop Grant/Sleep/Deep Sleep AC Specifications
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min Max Unit
BCLKs Figure 15
ns Figure 15
BCLKs Figure 15
ns Figure 15
Figure
T50
T51
T52
T54
T55
SLP# Signal Hold Time from Stop Grant Cycle Completion 100
SLP# Assertion to Input Signals Stable
SLP# Assertion to Clock Stop
0
10
0
SLP# Hold Time from PLL Lock
STPCLK# Hold Time from SLP# Deassertion
Input Signal Hold Time from SLP# Deassertion
10
10
BCLKs Figure 15
BCLKs Figure 15
T56
NOTE:
Input signals other than RESET# must be held constant in the Sleep state. The BCLK Settling Time specification
(T60) applies to Deep Sleep state exit under all conditions.
Table 22. Intel SpeedStep Technology AC Specifications
TJ = 0°C to 100°C; VCC = 0.975V ±25 mV or 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV;
VCCT = 1.50V ±115 mV
Symbol Parameter
Min Max Unit Figure
Notes
T57
T58
T59
GHI# Setup Time from BCLK Restart
150
30
ns
ms
ms
ns
Figure 16 Note 1
Figure 16 Note 1
Figure 16 Note 1
Figure 16 Notes 2, 3
GHI# Hold Time from BCLK Restart
GHI# Sample Delay
10
T60
BCLK Settling Time
150
NOTES:
1.
2.
3.
GHI# is ignored until 10 ms after BCLK stops, the setup and hold window must occur after this time.
BCLK must meet the BCLK AC specification from Table 13 within 150 ns of turning on (rising above VIL,BCLK).
This specification applies to the exit from the Deep Sleep state whether or not a Intel SpeedStep technology operating
mode transition occurs.
249409-001
Datasheet
33
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 6 through Figure 16 are to be used in conjunction with Table 13 through Table 22.
Figure 6. PICCLK/TCK Clock Timing Waveform
T
h
Tr
VH
VTRIP
CLK
VL
T
f
T
l
T
p
D0003-01
NOTES:
T
=
=
=
=
=
=
=
=
T34, T25 (Rise Time)
T35, T26 (Fall Time)
T32, T23 (High Time)
T33, T24 (Low Time)
T31, T22 (Period)
1.25V for PICCLK; 0.75V for TCK
0.7V for PICCLK; 0.6V for TCK
2.0V for PICCLK; 1.2V for TCK
r
T
f
T
h
T
l
T
p
VTRIP
VL
VH
Figure 7. BCLK Timing Waveform
T
h
T
r
VH
1.6V
0.9V
CLK
VTRIP
VL
T
f
T
l
T
p
D0003-02
NOTES:
T
=
=
=
=
=
T5 (Rise Time)
T6 (Fall Time)
T3 (High Time)
T4 (Low Time)
T1 (Period)
r
T
f
T
h
T
T
p
l
VTRIP
VL
VH
=
=
=
1.25V for BCLK
0.5V for BCLK
2.0V for BCLK
34
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 8. Valid Delay Timings
CLK
TX
x
T
V
Valid
Valid
Signal
TPW
D0004-00
NOTES:
T
=
=
=
T7, T11, T29 (Valid Delay)
T14, T14B (Pulse Width)
x
T
pw
V
V
REF
for GTL+ signal group; 0.75V for CMOS, Open-drain, APIC, and TAP signal groups
Figure 9. Setup and Hold Timings
CLK
Th
Ts
V
Valid
Signal
D0005-00
NOTES:
T
=
=
=
T
8, T12, T27 (Setup Time)
s
T
T9, T13, T28 (Hold Time)
V
h
V
for GTL+ signals; 0.75V for CMOS, APIC, and TAP signals
REF
249409-001
Datasheet
35
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 10. Cold/Warm Reset and Configuration Timings
BCLK
T
u
T
t
RESET#
T
v
T
w
T
x
Configuration
(A[15:5], BREQ0#,
FLUSH#, INIT#,
PICD0)
Valid
D0006-01
NOTES:
T
=
=
=
T9 (GTL+ Input Hold Time)
T8 (GTL+ Input Setup Time)
T10 (RESET# Pulse Width)
t
T
u
T
v
T18 (RESET#/PWRGOOD Setup Time)
T
T
=
=
T16 (Reset Configuration Signals (A[15:5]#, BREQ0#, FLUSH#, INIT#, PICD0) Setup Time)
T17 (Reset Configuration Signals (A[15:5]#, BREQ0#, FLUSH#, INIT#, PICD0) Hold Time)
w
x
Figure 11. Power-on Reset Timings
BCLK
V
,
CCT,
V
,
CC
REF
V
VIH25,min
PWRGOOD
VIL25,max
T
a
T
b
RESET#
D0007-01
NOTES:
T
T
b
=
=
T15 (PWRGOOD Inactive Pulse Width)
T10 (RESET# Pulse Width)
a
36
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 12. Test Timings (Boundary Scan)
TCK
T
v
T
w
TDI, TMS
0.75V
T
r
T
s
Input
Signals
T
x
T
u
TDO
T
y
T
z
Output
Signals
D0008-01
NOTES:
T
=
=
=
=
=
=
=
=
T43 (All Non-Test Inputs Setup Time)
T44 (All Non-Test Inputs Hold Time)
T40 (TDO Float Delay)
T37 (TDI, TMS Setup Time)
T38 (TDI, TMS Hold Time)
T39 (TDO Valid Delay)
T41 (All Non-Test Outputs Valid Delay)
T42 (All Non-Test Outputs Float Delay)
r
T
s
T
u
T
v
T
w
T
x
T
y
T
z
Figure 13. Test Reset Timings
0.75V
TRST#
NOTE:
T
q
D0009-01
T
q
=
T36 (TRST# Pulse Width)
249409-001
Datasheet
37
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 14. Quick Start/Deep Sleep Timing
Normal
Quick Start
Running
Deep Sleep
Normal
Quick Start
Running
BCLK
Tv
STPCLK#
Tx
Ty
CPU bus
SLP#
stpgnt
Tz
Tw
Changing
Compatibility
Signals
Frozen
V0010-00
NOTES:
T
=
=
=
=
=
T45 (Stop Grant Acknowledge Bus Cycle Completion to Clock Shut Off Delay)
T46 (Setup Time to Input Signal Hold Requirement)
T47 (Deep Sleep PLL Lock Latency)
T48 (PLL lock to STPCLK# Hold Time)
T49 (Input Signal Hold Time)
v
T
w
T
T
T
x
y
z
38
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 15. Stop Grant/Sleep/Deep Sleep Timing
Stop
Grant
Stop
Grant
Normal
Running
Sleep
Tv
Deep Sleep
Sleep
Normal
BCLK
Running
STPCLK#
Ty
CPU bus
SLP#
stpgnt
T
Tw
Tx
t
Tu
Tz
Compatibility
Signals
Changing
Changing
Frozen
V0011-00
NOTES:
T
=
=
=
=
=
=
=
T50 (Stop Grant Acknowledge Bus Cycle Completion to SLP# Assertion Delay)
T51 (Setup Time to Input Signal Hold Requirement)
T52 (SLP# assertion to clock shut off delay)
T47 (Deep Sleep PLL lock latency)
T54 (SLP# Hold Time)
T55 (STPCLK# Hold Time)
t
T
u
T
v
T
w
T
x
T
y
T
z
T56 (Input Signal Hold Time)
249409-001
Datasheet
39
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 16. Intel SpeedStep Technology/Deep Sleep Timing
BCLK on
(out of spec)
BCLK on
(in spec)
BCLK on
BCLK off
1.25V
Tx
1.25V
BCLK
GHI#
VIL25
Ts
Ty
Th
V0036-00
NOTES:
T
=
=
=
=
T57 (GHI# Setup Time from BCLK Restart)
T58 (GHI# Hold Time from BCLK Restart)
T59 (GHI# Sample Delay)
s
T
h
T
x
T
T60 (BCLK Settling Time)
y
40
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
4 System Signal Simulations
Many scenarios have been simulated to generate a set of GTL+ processor system bus layout
guidelines, which are available in the Mobile Coppermine Processor GTL+ System Bus Layout
Guideline. Systems must be simulated using the IBIS model to determine if they are compliant
with this specification.
4.1 System Bus Clock (BCLK) and PICCLK AC Signal Quality
Specifications
Table 23 and Figure 17 show the signal quality for the system bus clock (BCLK) signal, and
Table 24 and Figure 17 show the signal quality for the APIC bus clock (PICCLK) signal at the
processor. BCLK and PICCLK are 2.5V clocks.
Table 23. BCLK Signal Quality Specifications
Symbol Parameter
Min Max Unit Figure
Notes
Note 1
Note 1
V1
V2
V3
VIL,BCLK
0.5
V
V
V
Figure 17
Figure 17
Figure 17
VIH,BCLK
2.0
VIN Absolute Voltage Range
-0.7
3.5
Undershoot/Overshoot,
Note 2
V4
BCLK Rising Edge Ringback
BCLK Falling Edge Ringback
2.0
V
V
Figure 17
Figure 17
Absolute Value, Note 3
Absolute Value, Note 3
V5
0.5
NOTES:
1.
2.
The clock must rise/fall monotonically between VIL,BCLK and V
.
IH,BCLK
These specifications apply only when BCLK is running, see Table 12 for the DC specifications for when BCLK is stopped.
BCLK may not be above VIH,BCLK,max or below V for more than 50% of the clock cycle.
IL,BCLK,min
3.
The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage the
BCLK signal can go to after passing the V (rising) or V (falling) voltage limits.
IH,BCLK
IL,BCLK
Table 24. PICCLK Signal Quality Specifications
Symbol Parameter
Min Max Unit Figure
Notes
V1
V2
VIL25
0.7
V
V
V
V
V
Figure 17 Note 1
VIH25
2.0
Figure 17 Note 1
V3
VIN Absolute Voltage Range
PICCLK Rising Edge Ringback
PICCLK Falling Edge Ringback
-0.7 3.5
2.0
Figure 17 Undershoot,Overshoot, Note 2
Figure 17 Absolute Value, Note 3
Figure 17 Absolute Value, Note 3
V4
V5
0.7
NOTES:
1.
2.
The clock must rise/fall monotonically between V
IL25
and V .
IH25
These specifications apply only when PICCLK is running, see Table 12 for the DC specifications for when PICCLK is
stopped. PICCLK may not be above V or below V for more than 50% of the clock cycle.
IH25,max IL25,min
3.
The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage the
PICCLK signal can go to after passing the V (rising) or V (falling) voltage limits.
IH25 IL25
249409-001
Datasheet
41
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 17. BCLK/PICCLK Generic Clock Waveform
V3max
V4
V2
V1
V5
V3min
V0012-01
4.2 GTL+ AC Signal Quality Specifications
Table 25, Figure 18, and Figure 19 illustrate the GTL+ signal quality specifications for the mobile
Pentium III processor. Refer to the Pentium® II Processor Developer’s Manual for the GTL+
buffer specification. The mobile Pentium III processor maximum overshoot and undershoot
specifications for a given duration of time are specified in Table 26. Contact your Intel Field Sales
representative for a copy of the OVERSHOOT_CHECKER tool. The OVERSHOOT_CHECKER
determines if a specific waveform meets the overshoot/undershoot specification. Figure 20 shows
the overshoot/undershoot waveform. The tolerances listed in Table 26 are conservative. Signals
that exceed these tolerances may still meet the processor overshoot/undershoot tolerance if the
OVERSHOOT_CHECKER tool says that they pass.
42
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 25. GTL+ Signal Group Ringback Specification
Symbol Parameter
Min
Unit
Figure
Notes
Overshoot
100
mV
Figure 18, Notes 1, 2
Figure 19
a
Minimum Time at High
Amplitude of Ringback
Final Settling Voltage
Duration of Sequential Ringback
0.5
ns
Figure 18, Notes 1, 2
Figure 19
t
-200
200
N/A
mV
mV
ns
Figure 18, Notes 1, 2, 3
Figure 19
r
f
Figure 18, Notes 1, 2
Figure 19
Figure 18, Notes 1, 2
Figure 19
d
NOTES:
1.
2.
Specified for the edge rate of 0.3 – 0.8 V/ns. See Figure 18 for the generic waveform.
All values determined by design/characterization.
3.
Ringback below V
REF,max
+ 200 mV is not authorized during low to high transitions. Ringback above V
REF,min
– 200 mV
is not authorized during high to low transitions.
Figure 18. Low to High, GTL+ Receiver Ringback Tolerance
t
VIH,BCLK
a
VREF,max+0.2V
f
VREF,max
r
VREF,min-0.2V
d
VIL,BCLK
Vstart
Clock
V0014-01
Time
249409-001
Datasheet
43
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 19. High to Low, GTL+ Receiver Ringback Tolerance
VIH,BCLK
Vstart
VREF,max+0.2V
d
r
VREF,min
f
VREF,min-0.2V
a
VIL,BCLK
t
Clock
V0014-02
Time
Table 26. GTL+ Signal Group Overshoot/Undershoot Tolerance at the Processor Core1, 4, 5
Overshoot Amplitude 2
Undershoot Amplitude 3
Allowed Pulse Duration
2.0V
1.9V
1.8V
-0.35V
-0.25V
-0.15V
0.35 ns
1.2 ns
4.3 ns
NOTES:
1.
Under no circumstances should the GTL+ signal voltage ever exceed 2.0V maximum with respect to ground or -2.0V
minimum with respect to V (i.e., V - 2.0V) under operating conditions.
CCT CCT
2.
3.
Ringbacks below V
overshoot.
cannot be subtracted from overshoots. Lesser undershoot does not allocate longer or larger
CCT
Ringbacks above ground cannot be subtracted from undershoots. Lesser overshoot does not allocate longer or larger
undershoot.
4.
5.
System designers are encouraged to follow Intel provided GTL+ layout guidelines.
All values are specified by design characterization and are not tested.
44
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 20. Maximum Acceptable Overshoot/Undershoot Waveform
Time dependant Overshoot
VCCT
2.0V Max
1.9V
1.8V
c
a
b
a
b
c
Vss
-.15V
-.25V
-.35V Min
Time dependant
NOTE: The total overshoot/undershoot budget for one clock cycle is fully consumed by the a, b, or c waveforms.
4.3 Non-GTL+ Signal Quality Specifications
Signals driven to the mobile Pentium III processor should meet signal quality specifications to
ensure that the processor reads data properly and that incoming signals do not affect the long-term
reliability of the processor. Unlike previous generations of mobile processors, the mobile Pentium
III processor uses GTL+ buffers for non-GTL+ signals. The input and output paths of the buffers
have been slowed down to match the requirements for the non-GTL+ signals. The signal quality
specifications for the non-GTL+ signals are identical to the GTL+ signal quality specifications
except that they are relative to V
rather than V
transitions
CMOSREF
REF
OVERSHOOT_CHECKER can be used to verify non-GTL+ signal compliance with the signal
overshoot and undershoot tolerance. The tolerances listed in Table 27 are conservative. Signals
that exceed these tolerances may still meet the processor overshoot and undershoot tolerance if the
OVERSHOOT_CHECKER tool says that they pass.
249409-001
Datasheet
45
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 27. Non-GTL+ Signal Group Overshoot/Undershoot Tolerance at the Processor Core 1, 4, 5
Overshoot Amplitude 2
Undershoot Amplitude 3
Allowed Pulse Duration
2.1V
2.0V
-0.45V
-0.35V
-0.25V
-0.15V
0.45 ns
1.5 ns
5.0 ns
17 ns
1.9V
1.8V
NOTES:
1.
Under no circumstances should the non-GTL+ signal voltage ever exceed 2.1V maximum with respect to ground or -2.1V
minimum with respect to V (i.e., V - 2.1V) under operating conditions.
CCT CCT
2.
3.
Ring-backs below V
overshoot.
cannot be subtracted from overshoots. Lesser undershoot does not allocate longer or larger
CCT
Ring-backs above ground cannot be subtracted from undershoots. Lesser overshoot does not allocate longer or larger
undershoot.
4.
5.
Sy stem designers are encouraged to follow Intel provided non-GTL+ layout guidelines.
All values are specified by design characterization, and are not tested.
4.3.1 PWRGOOD Signal Quality Specifications
The processor requires PWRGOOD to be a clean indication that clocks and the power supplies
(VCC, VCCT, etc.) are stable and within their specifications. Clean implies that the signal will
remain below VIL25 and without errors from the time that the power supplies are turned on, until
they come within specification. The signal will then transition monotonically to a high (2.5V)
state. PWRGOOD may not ringback below 2.0V after rising above V
.
IH25
46
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
5 Mechanical Specifications
5.1 Surface-mount BGA2 Package Dimensions
The mobile Pentium III processor is packaged in a PBGA -B495 package (also known as BGA2)
with the back of the processor die exposed on top. Unlike previous mobile processors with
exposed die, the back of the mobile Pentium III processor die may be polished and very smooth.
The mechanical specifications for the surface-mount package are provided in Table 28. Figure 21
shows the top and side views of the surface-mount package, and Figure 22 shows the bottom view
of the surface-mount package. The substrate may only be contacted within the shaded region
between the keep-out outline and the edge of the substrate. The mobile Pentium III processor will
have one or two label marks. These label marks will be located along the long edge of the
substrate outside of the keep-out region and they will not encroach upon the 7-mm by 7-mm
squares at the substrate corners. Please note that in order to implement VID on the BGA2 package,
some VID[4:0] balls may be depopulated.
Table 28. Surface-mount BGA2 Package Specifications
Symbol
Parameter
Min
2.29
Max
Unit
mm
mm
mm
mm
mm
mm
A
Overall Height, as delivered
Substrate Height, as delivered
Die Height
2.79
A1
A2
b
1.50 REF
0.854 REF
0.78 REF
Ball Diameter
D
Package Width
27.05 27.35
8.82 REF (CPUID = 0686h)
9.28 REF (CPUID = 0683h)
9.37 REF (CPUID = 0681h)
D1
Die Width
E
e
Package Length
Ball Pitch
30.85 31.15
1.27
mm
mm
mm
10.79 REF (CPUID = 0686h)
11.23 REF (CPUID = 0683h)
11.27 REF (CPUID = 0681h)
E
1
Die Length
N
Ball Count
4951
each
mm
S1
S2
PDIE
W
Outer Ball Center to Short Edge of Substrate
Outer Ball Center to Long Edge of Substrate
Allowable Pressure on the Die for Thermal Solution
Package Weight
0.895 REF
0.900 REF
mm
—
689
kPa
4.5 REF
grams
Note:1. Exact ball count will vary depending on VID[4:0] encoding. See VID[4:0] signal description.
249409-001
Datasheet
47
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 21. Surface-mount BGA2 Package - Top and Side View
D1
NOTE: All dimensions are in millimeters. Dimensions in figure are for reference only, Table 28 for specifications.
48
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 22. Surface-mount BGA2 Package - Bottom View
NOTE: All dimensions are in millimeters. Dimensions in figure are for reference only, see Table 28 for specifications
249409-001
Datasheet
49
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
5.2 Socketable Micro-PGA2 Package Dimensions
The mobile Pentium III processor is also packaged in a PPGA -B495 package (also known as
Micro-PGA2) with the back of the processor die exposed on top. Unlike previous mobile
processors with exposed die, the back of the mobile Pentium III processor die may be polished and
very smooth. The mechanical specifications for the socketable package are provided in Table 29.
Figure 23 shows the top and side views of the socketable package, and Figure 24 shows the
bottom view of the socketable package. The substrate may only be contacted within the region
between the keep-out outline and the edge of the substrate. The mobile Pentium III processor will
have one or two label marks. These label marks will be located along the long edge of the
substrate outside of the keep-out region, and they will not encroach upon the 7-mm by 7-mm
squares at the substrate corners. Unlike the BGA2 package, VID implementation does not require
VID pins to be depopulated on the Micro-PGA2 package.
Table 29. Socketable Micro-PGA2 Package Specification
Symbol
Parameter
Min
Max
Unit
A
Overall Height, top of die to seating plane of
interposer
3.13
3.73
mm
A1
A2
B
Pin Length
1.25 REF
mm
mm
mm
mm
mm
mm
Die Height
0.854 REF
0.30 REF
28.27 REF
Pin Diameter
Package Width
Die Substrate Width
Die Width
D2
D
27.05
27.35
D1
8.82 REF (CPUID = 0686h)
9.28 REF (CPUID = 0683h)
9.37 REF (CPUID = 0681h)
E
Package Length
Die Substrate Length
Die Length
34.21 REF
mm
mm
mm
2
E
30.85
31.15
E
1
10.79 REF (CPUID = 0686h)
11.23 REF (CPUID = 0683h)
11.27 REF (CPUID = 0681h)
e
Pin Pitch
1.27
£ 0.127 REF
495
mm
mm
—
Pin Tip Radial True Position
N
Pin Count
each
mm
S1
S2
PDIE
Outer Pin Center to Short Edge of Substrate
Outer Pin Center to Long Edge of Substrate
2.144 REF
1.206 REF
mm
Allowable Pressure on the Die for Thermal
Solution
—
689
kPa
W
Package Weight
6.2 REF
grams
50
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 23. Socketable Micro-PGA2 Package - Top and Side View
D1
NOTE:
All dimensions are in millimeters. Dimensions in figure are for reference only, see Table 29 for
specifications.
249409-001
Datasheet
51
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 24. Socketable Micro-PGA2 Package - Bottom View
NOTE:
All dimensions are in millimeters. Dimensions in figure are for reference only, see Table 29 for
specifications.
5.3 Signal Listings
Figure 25 is a top-side view of the ball or pin map of the mobile Pentium III processor with the
voltage balls/pins called out. Table 30 lists the signals in ball/pin number order. Table 31 lists the
signals in signal name order.
52
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 25. Pin/Ball Map - Top View
1
2
3
4
5
6
7
8
9
10 11
12 13
14 15 16 17 18
19 20 21
A
B
C
D
E
F
VSS
A29# A32#
A33# RESET# VSS
VSS
D5#
NC
VSS
VSS
D14# D10#
NC
NC
NC
D23# D21#
D30#
VSS
VSS
A30#
A28# A34#
A26# A20#
A21# A25#
VSS
VSS
VSS
VSS
D3#
NC
D4#
VSS
VSS
VSS
D6#
D0#
D7#
VSS
D1#
D11#
D8#
D9#
D18#
NC
VSS
VSS
D16#
D13# D22#
VSS
D27#
D29#
D35#
D37#
D31#
D33#
D38#
A27# A31#
A35# BREQ0# D2#
D20#
D15#
VSS
NC
D24#
D25#
D26# VSS
D28# D32#
A22#
VSS
A24#
VSS
VSS
D17#
NC
A19# A23#
A16# A18#
VSS
A15# VREF BERR# VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
D12#
VSS
VSS
VSS
D19#
VSS
NC
VREF VREF D34# VSS
D43#
VSS
D49#
D45#
D42#
D51#
VSS
A17# VREF VSS
VSS
VSS
VSS
VREF D40# D36#
G
H
A13#
NC
VSS TESTP NC
VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT
NC
VSS
A14#
A10#
A9#
VSS
A5#
VSS
NC
TESTP NC
VCCT
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC VCCT D39# D44#
VSS VCCT D41# VSS
VCC VCCT D52# D57#
VSS
D46#
VSS
D47#
D59#
D53#
J
A11# VSS
NC
VCCT VCC
K
A4#
A3#
A12#
A8#
VCCT
VSS
L
M
A7#
PLL1
A6#
NC
VSS VCCT VCC
VSS
VCC
VSS
VCC
VCC
VSS
VCC
VSS
VSS
VCC
VSS
VCC
VCC
VSS
VCC
VSS
VSS
VCC
VSS
VCC
VCC
VSS
VCC
VSS
VSS
VCC
VSS
VCC
VCC
VSS
VCC
VSS
VSS VCCT D48# VSS
VCC VCCT D54# D61#
D60#
VSS
VSS
D55#
D56#
VSS
DEFER# PLL2 BCLK
NC
VCCT
VSS
N
VSS
VSS
VSS
VSS TESTLO2 VCCT VCC
VSS VCCT
VSS
VSS
P
2
VCCT CLKREF NC
NC
VSS VCCT
VSS
VCC VCCT D50# VSS DEP6# DEP5#
R
LOCK# GHI#
VSS
VSS
VSS VCCT VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS VCCT D63# D56#
VSS DEP3#
D58# DEP1#
T
DRDY# REQ0# VSS BNR#
VSS VCCT
VSS
VCC VCCT
VSS
VSS
U
RS0# TRDY# DEFER# BPRI# VREF VCCT VCC
VSS VCCT D62# DEP7# VSS DEP2#
V
HIT# REQ2# VSS REQ1# PWRGOODVCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT DEP4# VSS DEP0# BINIT#
W
Y
RS2#
RP# REQ3# VSS REQ4# VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT VCCT
VSS BPM1# PRDY# BPM0#
RSP# AP1#
VSS HITM#TESTLO1 VCCT VCCT VCCT
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VREF VREF VSS PICD1 BP3#
AA
AB
AC
AD
CMOS
REF
THERM EDGE
DA CTRLP
AERR# RS1# DBSY# VSS
NC
VCCT VCCT VCCT
INIT# TCK BSEL0 VSS TRST#
TESTP PICCLK NC
VSS
BP2#
THERM
DC
AP0# ADS#
VSS
NC
VID4
VID3
VSS VCCT VCCT VCCT
VSS
SMI#
VSS
SLP#
VSS
VSS BSEL1
VSS
NC
INTR RSVD PREQ# PICD0
VSS
VSS
VSS
VID0
VSS VCCT VCCT VCCT FLUSH# VSS STPCLK# FERR# IGNNE# VSS
TDO
NC
VSS
VSS
NMI
NC
VSS
CMOS RTT
REF IMPEDP
VID1 VID2
VSS VCCT VCCT VCCT IERR# A20M#
NC
NC
TDI
TMS
VSS TESTHI
TESTP VSS
V0024-03
VCC
VCCT
VSS
Analog
Decoupling
Other
Note:
1. In order to implement VID on the BGA2 package, some VID[4:0] balls may be depopulated. However, on
the Micro-PGA2 package, VID[4:0] pins are not depopulated.
2. For any of the following conditions, the pin/ball P1 must be connected to Vcc:
·
All processors with a core operating voltage less than 1.35V or greater than 1.60V
·
All processors based on any new steppings following C-step
For all other processors based on A2/B0/C0 stepping, the pin/ball P1 can be connected to either Vcc or
Vcct.
249409-001
Datasheet
53
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 30. Signal Listing in Order by Pin/Ball Number
No.
A2
Signal Name
VSS
No.
C3
Signal Name
A26#
A20#
A35#
BREQ0#
D2#
No.
E2
Signal Name
A23#
VSS
No.
G1
Signal Name
A13#
NC
A3
A29#
A32#
A33#
RESET#
VSS
C4
E3
G2
A4
C5
E4
A15#
VREF
BERR#
VSS
G3
VSS
A5
C6
E5
G4
TESTP
NC
A6
C7
E6
G5
A7
C8
D3#
E7
G6
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
NC
A8
VSS
C9
VSS
E8
VSS
G7
A9
D5#
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
D1
D6#
E9
VSS
G8
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
B1
VSS
VSS
E10
E11
E12
E13
E14
E15
E16
E17
E18
E19
E20
E21
F1
VSS
G9
D14#
D10#
NC
D8#
VSS
G10
G11
G12
G13
G14
G15
G16
G17
G18
G19
G20
G21
H1
D20#
NC
D12#
VSS
NC
VSS
D19#
NC
NC
VSS
D23#
D21#
D30#
VSS
D24#
D26#
VSS
VREF
VREF
D34#
VSS
D35#
D33#
A22#
VSS
VSS
D43#
D45#
A16#
A18#
VSS
VSS
B2
A30#
A28#
A34#
VSS
D49#
D51#
A14#
VSS
B3
D2
B4
D3
A21#
A25#
A24#
VSS
F2
B5
D4
F3
H2
B6
VSS
D5
F4
A17#
VREF
VSS
H3
NC
B7
VSS
D6
F5
H4
TESTP
NC
B8
VSS
D7
VSS
F6
H5
B9
D4#
D8
NC
F7
VSS
H6
VCCT
VSS
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
C1
VSS
D9
VSS
F8
VSS
H7
D7#
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
D21
E1
D0#
F9
VSS
H8
VCC
D11#
D9#
D1#
F10
F11
F12
F13
F14
F15
F16
F17
F18
F19
F20
F21
VSS
H9
VSS
D17#
D15#
NC
VSS
H10
H11
H12
H13
H14
H15
H16
H17
H18
H19
H20
VCC
D18#
VSS
VSS
VSS
VSS
VCC
D13#
D22#
VSS
D16#
NC
VSS
VSS
VSS
VCC
D25#
D28#
D32#
D37#
D38#
A19#
VSS
VSS
D27#
D29#
D31#
A27#
A31#
VREF
D40#
D36#
VSS
VCC
VCCT
D39#
D44#
VSS
C2
D42#
54
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
No.
H21
J1
Signal Name
D47#
A10#
A5#
No.
K20
K21
L1
Signal Name
VSS
D53#
A7#
No.
M20
N2
Signal Name
VSS
No.
R1
Signal Name
LOCK#
GHI#
VSS
R2
J2
N3
VSS
R3
VSS
J3
A11#
VSS
NC
L2
PLL1
A3#
N4
VSS
R4
VSS
J4
L3
N5
TESTLO2
VCCT
VCC
R5
VSS
J5
L4
A6#
N6
R6
VCCT
VCC
J6
VCCT
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCCT
D41#
VSS
D46#
D59#
A9#
L5
VSS
VCCT
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCCT
D48#
VSS
D60#
D55#
PLL2
BCLK
NC
N7
R7
J7
L6
N8
VSS
R8
VSS
J8
L7
N9
VCC
R9
VCC
J9
L8
N10
N11
N12
N13
N14
N15
N16
N17
N18
N19
N20
P1*
P2
VSS
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
T1
VSS
J10
J11
J12
J13
J14
J15
J16
J17
J18
J19
J20
J21
K1
L9
VCC
VCC
L10
L11
L12
L13
L14
L15
L16
L17
L18
L19
L20
L21
M2
VSS
VSS
VCC
VCC
VSS
VSS
VCC
VCC
VSS
VSS
VCCT
VSS
VCCT
D63#
D56#
VSS
VSS
VSS
VCCT
CLKREF
NC
DEP3#
DRDY#
REQ0#
VSS
P3
T2
K2
VSS
A4#
P4
NC
T3
K3
M3
P5
VSS
T4
BNR#
VSS
K4
A12#
A8#
M4
P6
VCCT
VSS
T5
K5
M5
NC
P7
T6
VCCT
VSS
K6
VCCT
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VCCT
D52#
D57#
M6
VCCT
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VSS
VCC
VCCT
D54#
D61#
P8
VCC
T7
K7
M7
P9
VSS
T8
VCC
K8
M8
P10
P11
P12
P13
P14
P15
P16
P17
P18
P19
P20
P21
VCC
T9
VSS
K9
M9
VSS
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
T20
VCC
K10
K11
K12
K13
K14
K15
K16
K17
K18
K19
M10
M11
M12
M13
M14
M15
M16
M17
M18
M19
VCC
VSS
VSS
VCC
VCC
VSS
VSS
VCC
VCC
VSS
VCCT
D50#
VSS
VCC
VCCT
VSS
DEP6#
DEP5#
VSS
D58#
249409-001
Datasheet
55
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
No.
T21
U1
Signal Name
DEP1#
RS0#
TRDY#
DEFER#
BPRI#
VREF
VCCT
VCC
No.
V20
V21
W1
Signal Name
DEP0#
BINIT#
RS2#
RP#
No.
Signal Name
VSS
No.
Signal Name
Y19
AB18 INTR/LINT0
AB19 RSVD
AB20 PREQ#
AB21 PICD0
Y20
PICD1
BP3#
U2
Y21
U3
W2
AA1
AA2
AA3
AA4
AA5
AA6
AA7
AA8
AA9
AA10
AA11
AA12
AA13
AA14
AA15
AA16
AA17
AA18
AA19
AA20
AA21
AB1
AERR#
RS1#
U4
W3
REQ3#
VSS
AC1
AC2
AC3
AC4
AC5
AC6
AC7
AC8
AC9
VSS
U5
W4
DBSY#
VSS
VSS
U6
W5
REQ4#
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VSS
NC
U7
W6
NC
VID3
U8
VSS
W7
VCCT
VCCT
VCCT
CMOSREF
INIT#
VSS
U9
VCC
W8
VCCT
VCCT
VCCT
FLUSH#
U10
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
U21
V1
VSS
W9
VCC
W10
W11
W12
W13
W14
W15
W16
W17
W18
W19
W20
W21
Y1
VSS
VCC
TCK
AC10 VSS
AC11 STPCLK#
AC12 FERR#
AC13 IGNNE#
AC14 VSS
AC15 TDO
AC16 VSS
AC17 NC
VSS
BSEL0
VSS
VCC
VSS
TRST#
THERMDA
EDGECTRLP
TESTP
PICCLK
NC
VCCT
D62#
DEP7#
VSS
BPM1#
PRDY#
BPM0#
RSP#
AP1#
VSS
DEP2#
HIT#
AC18 VSS
AC19 NMI/LINT1
AC20 NC
VSS
V2
REQ2#
VSS
BP2#
V3
Y2
AP0#
AC21 VSS
V4
REQ1#
PWRGOOD
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
VCCT
DEP4#
VSS
Y3
AB2
ADS#
VSS
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
VSS
V5
Y4
HITM#
TESTLO1
VCCT
VCCT
VCCT
VSS
AB3
VID0
V6
Y5
AB4
VID4
VID1
V7
Y6
AB5
VSS
VID2
V8
Y7
AB6
VCCT
VCCT
VCCT
VSS
VSS
V9
Y8
AB7
VCCT
VCCT
VCCT
IERR#
V10
V11
V12
V13
V14
V15
V16
V17
V18
V19
Y9
AB8
Y10
Y11
Y12
Y13
Y14
Y15
Y16
Y17
Y18
VSS
AB9
VSS
AB10
AB11
AB12
AB13
AB14
AB15
AB16
AB17
SMI#
VSS
VSS
AD10 A20M#
AD13 TDI
VSS
SLP#
VSS
VSS
AD14 TMS
AD15 NC
VSS
VSS
VSS
BSEL1
THERMDC
VSS
AD16 VSS
AD17 TESTHI
AD18 CMOSREF
VREF
VREF
56
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
No.
Signal Name
No.
Signal Name
No.
Signal Name
No.
Signal Name
AD19
RTTIMPEDP
AD20 TESTP
AD21
VSS
Note:
For any of the following conditions, the pin/ball P1 must be connected to Vcc:
·
·
All processors with a core operating voltage less than 1.35V or greater than 1.60V
All processors based on any new steppings following C-step
For all other processors based on A2/B0/C0 stepping, the pin/ball P1 can be connected to either Vcc or Vcct.
249409-001
Datasheet
57
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 31. Signal Listing in Order by Signal Name
No.
L3
K3
J2
Signal Name
A3#
Signal Buffer Type
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
1.5V CMOS Input
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
2.5V Clock Input
GTL+ I/O
GTL+ I/O
No.
Signal Name
Signal Buffer Type
GTL+ I/O
T4
BNR#
A4#
AA21 BP2#
GTL+ I/O
A5#
Y21
W21
W19
U4
BP3#
GTL+ I/O
L4
L1
K5
K1
J1
A6#
BPM0#
BPM1#
BPRI#
GTL+ I/O
A7#
GTL+ I/O
A8#
GTL+ Input
GTL+ I/O
A9#
C6
BREQ0#
A10#
A11#
A12#
A13#
A14#
A15#
A16#
A17#
A18#
A19#
A20#
A21#
A22#
A23#
A24#
A25#
A26#
A27#
A28#
A29#
A30#
A31#
A32#
A33#
A34#
A35#
AA12 BSEL0
AB15 BSEL1
3.3V CMOS Input
3.3V CMOS Input
BCLK Reference Voltage
CMOS Reference Voltage
CMOS Reference Voltage
GTL+ I/O
J3
K4
G1
H1
E4
F1
F4
F2
E1
C4
D3
D1
E2
D5
D4
C3
C1
B3
A3
B2
C2
A4
A5
B4
C5
P2
CLKREF
AA9
CMOSREF
AD18 CMOSREF
D10
D11
C7
D0#
D1#
GTL+ I/O
D2#
GTL+ I/O
C8
D3#
GTL+ I/O
B9
D4#
GTL+ I/O
A9
D5#
GTL+ I/O
C10
B11
C12
B13
A14
B12
E12
B16
A13
D13
D15
D12
B14
E14
C13
A19
B17
A18
C17
D17
C18
B19
D18
D6#
GTL+ I/O
D7#
GTL+ I/O
D8#
GTL+ I/O
D9#
GTL+ I/O
D10#
D11#
D12#
D13#
D14#
D15#
D16#
D17#
D18#
D19#
D20#
D21#
D22#
D23#
D24#
D25#
D26#
D27#
D28#
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
AD10 A20M#
GTL+ I/O
AB2
AA1
AB1
Y2
ADS#
AERR#
AP0#
GTL+ I/O
GTL+ I/O
GTL+ I/O
AP1#
GTL+ I/O
M3
BCLK
BERR#
BINIT#
GTL+ I/O
E6
GTL+ I/O
V21
GTL+ I/O
58
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
No.
B20
A20
B21
D19
C21
E18
C20
F19
D20
D21
H18
F18
J18
F21
E20
H19
E21
J20
H21
L18
G20
P18
G21
K18
K21
M18
L21
R19
K19
T20
J21
L20
M19
U18
R18
AA3
U3
Signal Name
D29#
D30#
D31#
D32#
D33#
D34#
D35#
D36#
D37#
D38#
D39#
D40#
D41#
D42#
D43#
D44#
D45#
D46#
D47#
D48#
D49#
D50#
D51#
D52#
D53#
D54#
D55#
D56#
D57#
D58#
D59#
D60#
D61#
D62#
D63#
DBSY#
DEFER#
DEP0#
DEP1#
DEP2#
DEP3#
Signal Buffer Type
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ Input
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
No.
V18
P21
P20
U19
T1
Signal Name
DEP4#
Signal Buffer Type
GTL+ I/O
DEP5#
GTL+ I/O
DEP6#
GTL+ I/O
DEP7#
GTL+ I/O
DRDY#
GTL+ I/O
AA16 EDGECTRLP
AC12 FERR#
GTL+ Control
1.5V Open Drain Output
1.5V CMOS Input
GTL+ I/O
AC9
V1
FLUSH#
HIT#
Y4
HITM#
IERR#
GTL+ I/O
AD9
1.5V Open Drain Output
1.5V CMOS Input
1.5V CMOS Input
1.5V CMOS Input
GTL+ I/O
AC13 IGNNE#
AA10 INIT#
AB18 INTR/LINT0
R1
LOCK#
AC19 NMI/LINT1
AA18 PICCLK
AB21 PICD0
1.5V CMOS Input
2.5V APIC Clock Input
1.5V Open Drain I/O
1.5V Open Drain I/O
PLL Analog Voltage
PLL Analog Voltage
GTL+ Output
Y20
L2
PICD1
PLL1
M2
PLL2
W20
PRDY#
AB20 PREQ#
1.5V CMOS Input
2.5V CMOS Input
GTL+ I/O
V5
T2
PWRGOOD
REQ0#
REQ1#
REQ2#
REQ3#
REQ4#
RS0#
V4
V2
W3
W5
U1
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ I/O
GTL+ Input
A6
W2
AA2
W1
Y1
R2
RESET#
RP#
GTL+ Input
GTL+ I/O
RS1#
GTL+ Input
RS2#
GTL+ Input
RSP#
GTL+ Input
GHI#
1.5V CMOS Input
Reserved
AB19 RSVD
AD19 RTTIMPEDP
AB12 SLP#
V20
T21
U21
R21
GTL+ Pull-up Control
1.5V CMOS Input
1.5V CMOS Input
1.5V CMOS Input
AB10 SMI#
AC11 STPCLK#
249409-001
Datasheet
59
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
No.
Signal Name
Signal Buffer Type
No.
Signal Name
Signal Buffer Type
JTAG Input
AA11 TCK
AD13 TDI
1.5V JTAG Clock Input AA14 TRST#
JTAG Input
JTAG Output
Test Input
Test Input
Test Input
AD2
AD3
AD4
AC4
AB4
VID0
Voltage Identification
Voltage Identification
Voltage Identification
Voltage Identification
Voltage Identification
GTL+ Reference Voltage
GTL+ Reference Voltage
GTL+ Reference Voltage
GTL+ Reference Voltage
GTL+ Reference Voltage
GTL+ Reference Voltage
GTL+ Reference Voltage
GTL+ Reference Voltage
AC15 TDO
AD17 TESTHI
VID1
VID2
Y5
N5
TESTLO1
TESTLO2
VID3
VID4
AD20 TESTP
H4 TESTP
AA17 TESTP
G4 TESTP
Core Voltage Test Point E5
Core Voltage Test Point E16
Core Voltage Test Point E17
Core Voltage Test Point F5
VREF
VREF
VREF
VREF
VREF
VREF
VREF
VREF
AA15 THERMDA
AB16 THERMDC
AD14 TMS
Thermal Diode Anode
F17
Thermal Diode Cathode U5
JTAG Input
GTL+ Input
Y17
Y18
U2
TRDY#
Table 32. Voltage and No-Connect Pin/Ball Locations
Signal
Name
Pin/Ball Numbers
NC
A15, A16, A17, C14, D8, D14, D16, E15, G2, G5, G18, H3, H5, J5, M4, M5, P3, P4, AA5, AA19,
AC3, AC17, AC20, AD15
VCC
H8, H10, H12, H14, H16, J7, J9, J11, J13, J15, K8, K10, K12, K14, K16, L7, L9, L11, L13, L15,
M8, M10, M12, M14, M16, N7, N9, N11, N13, N15, P1*, P8, P10, P12, P14, P16, R7, R9, R11,
R13, R15, T8, T10, T12, T14, T16, U7, U9, U11, U13, U15
VCCT
VSS
G6, G7, G8, G9, G10, G11, G12, G13, G14, G15, G16, G17, H6, H17, J6, J17, K6, K17, L6, L17,
M6, M17, N6, N17, P1*, P6, P17, R6, R17, T6, T17, U6, U17, V6, V7, V8, V9, V10, V11, V12, V13,
V14, V15, V16, V17, W6, W7, W8, W9, W10, W11, W12, W13, W14, W15, W16, W17, Y6, Y7, Y8,
AA6, AA7, AA8, AB6, AB7, AB8, AC6, AC7, AC8, AD6, AD7, AD8
A2, A7, A8, A12, A21, B1, B5, B6, B7, B8, B10, B15, B18, C9, C11, C15, C16, C19, D2, D6, D7,
D9, E3, E7, E8, E9, E10, E11, E13, E19, F3, F6, F7, F8, F9, F10, F11, F12, F13, F14, F15, F16,
F20, G3, G19, H2, H7, H9, H11, H13, H15, H20, J4, J8, J10, J12, J14, J16, J19, K2, K7, K9, K11,
K13, K15, K20, L5, L8, L10, L12, L14, L16, L19, M7, M9, M11, M13, M15, M20, N2, N3, N4, N8,
N10, N12, N14, N16, N18, N19, N20, P5, P7, P9, P11, P13, P15, P19, R3, R4, R5, R8, R10, R12,
R14, R16, R20, T3, T5, T7, T9, T11, T13, T15, T18, T19, U8, U10, U12, U14, U16, U20, V3, V19,
W4, W18, Y3, Y9, Y10, Y11, Y12, Y13, Y14, Y15, Y16, Y19, AA4, AA13, AA20, AB3, AB5, AB9,
AB11, AB13, AB14, AB17, AC1, AC2, AC5, AC10, AC14, AC16, AC18, AC21, AD1, AD5, AD16,
AD21
Note:
For any of the following conditions, the pin/ball P1 must be connected to Vcc:
·
All processors with a core operating voltage less than 1.35V or greater than 1.60V
·
All processors based on any new steppings following C-step
For all other processors based on A2/B0/C0 stepping, the pin/ball P1 can be connected to either Vcc or Vcct.
60
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
6 Thermal Specifications
This chapter provides needed data for designing a thermal solution. The mobile Pentium® III
processor is either a surface mount PBGA -B495 package or a socketable PPGA -B495 package
with the back of the processor die exposed and has a specified operational junction temperature
(TJ) limit.
In order to achieve proper cooling of the processor, a thermal solution (e.g., heat spreader, heat
pipe, or other heat transfer system) must make firm contact to the exposed processor die. The
processor die must be clean before the thermal solution is attached or the processor may be
damaged.
Table 33 provides the maximum Thermal Design Power (TDPMAX) dissipation and the minimum
and maximum TJ temperatures for the mobile Pentium III processor. A thermal solution should be
designed to ensure the junction temperature never exceeds these specifications. If no closed loop
thermal failsafe mechanism (processor throttling) is present to maintain TJ within specification
then the thermal solution should be designed to cool the TDPMAX condition. If a thermal failsafe
mechanism is present then thermal solution could possibly be designed to a typical Thermal
Design Power (TDPTYP). TDPTYP is a thermal design power recommendation based on the power
dissipation of the processor while executing publicly available software under normal operating
conditions at nominal voltages. TDPTYP power is lower than TDPMAX. Contact your Intel Field
Sales Representative for further information.
249409-001
Datasheet
61
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 33. Power Specifications for Mobile Pentium III Processor with Intel SpeedStep Technology
Typ1
Symbol
TDP
Parameter
Thermal Design Power
Min
Max Unit
Notes
at 100°C, Notes 2, 3
at 300 MHz & 0.975V
at 500 MHz & 1.10V
at 550 MHz & 1.35V
at 600 MHz & 1.35V
at 650 MHz & 1.35V
at 700 MHz & 1.35V
at 700 MHz & 1.60V
at 750 MHz & 1.60V
3.3
5.0
4.5
8.1
W
W
W
W
W
W
W
W
W
8.5 13.2
8.7 14.4
9.5 15.1
10.2 16.1
15.0 23.0
15.8 24.6
at 800 MHz & 1.60V
at 850 MHz & 1.60V
17.0 25.9
18.2 27.5
PSGNT
Stop Grant and Auto Halt power
at 0.975V (for 300 MHz)
at 1.10V (for 500 MHz)
at 50°C, Note 3
at 50°C, Note 3
at 35°C, Note 3
0.6
0.8
1.1
1.6
1.7
2.7
W
W
W
W
W
W
at 1.35V (for 550 MHz, 600 MHz)
at 1.35V (for 650 MHz, 700 MHz)
at 1.60V (for 700 MHz, 750 MHz)
at 1.60V (for 800 MHz, 850 MHz)
PQS
Quick Start and Sleep power
at 0.975V (for 300 MHz)
at 1.10V (for 500 MHz)
at 1.35V (for 550 MHz, 600 MHz)
at 1.35V (for 650 MHz, 700 MHz)
at 1.60V (for 700 MHz, 750 MHz)
at 1.60V (for 800 MHz, 850 MHz)
0.5
0.6
0.8
1.2
1.3
1.9
W
W
W
W
W
W
PDSLP
Deep Sleep power
at 0.975V (for 300 MHz)
at 1.10V (for 500 MHz)
at 1.35V (for 550 MHz, 600 MHz)
at 1.35V (for 650 MHz, 700 MHz)
at 1.60V (for 700 MHz, 750 MHz)
at 1.60V (for 800 MHz, 850 MHz)
0.2
0.2
0.3
0.4
0.5
0.75
W
W
W
W
W
W
TJ
Junction Temperature
0
100
°C Note 4
NOTES:
1.
2.
3.
4.
TDPTYP is a recommendation based on the power dissipation of the processor while executing publicly available software
under normal operating conditions at nominal voltages. Contact your Intel Field Sales Representative for further
information. Not 100% tested.
TDPMAX is a specification of the total power dissipation of the processor while executing a worst-case instruction mix under
normal operating conditions at nominal voltages. It includes the power dissipated by all of the components within the
processor. Not 100% tested. Specified by design/characterization.
Not 100% tested or guaranteed. The power specifications are composed of the current of the processor on the various
voltage planes. These currents are measured and specified at high temperature in Table 9. These power specifications
are determined by characterization of the processor currents at higher temperatures.
TJ is measured with the on-die thermal diode.
6.1 Thermal Diode
The mobile PentiumIII processor has an on-die thermal diode that can be used to monitor the die
temperature(TJ). A thermal sensor located on the motherboard, or a stand-alone measurement kit,
may monitor the die temperature of the processor for thermal management or instrumentation
purposes. Table 34 and Table 35 provide the diode interface and specifications.
Note: The reading of the thermal sensor connected to the thermal diode will not necessarily reflect
the temperature of the hottest location on the die. This is due to inaccuracies in the thermal sensor,
62
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
on-die temperature gradients between the location of the thermal diode and the hottest location on
the die, and time based variations in the die temperature measurement. Time based variations can
occur when the sampling rate of the thermal diode (by the thermal sensor) is slower than the rate at
which the TJ temperature can change.
Table 34. Thermal Diode Interface
Signal Name
Pin/Ball Number
AA15
Signal Description
Thermal diode anode
Thermal diode cathode
THERMDA
THERMDC
AB16
Table 35. Thermal Diode Specifications
Symbol
IFW
Parameter
Min
Typ
Max
500
1.0057 1.0080 1.0125
Unit Notes
Forward Bias Current
Diode Ideality Factor
5
Note 1
mA
n
Notes 2, 3, 4
NOTES:
1.
Intel does not support or recommend operation of the thermal diode under reverse bias. Intel does not support or
recommend operation of the thermal diode when the processor power supplies are not within their specified tolerance
range.
2.
3.
4.
Characterized at 100°C.
Not 100% tested. Specified by design/characterization.
The ideality factor, n, represents the deviation from ideal diode behavior as exemplified by the diode equation: Where Is=
saturation current, q = electronic charge, Vd = voltage across the diode, k = Boltzmann Constant, and T = absolute
temperature (Kelvin).
æ qV
ö
÷
ø
D
nkT
I
FW = I
S
× e
- 1
ç
è
249409-001
Datasheet
63
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
7 Processor Initialization and Configuration
7.1 Description
The mobile Pentium III processor has some configuration options that are determined by hardware
and some that are determined by software. The processor samples its hardware configuration at
reset on the active-to-inactive transition of RESET#. Most of the configuration options for the
mobile Pentium III processor are identical to those of the Pentium II processor. The Pentium® II
Processor Developer’s Manual describes these configuration options. New configuration options
for the mobile Pentium III processor are described in the remainder of this section.
7.1.1 Quick Start Enable
The processor normally enters the Stop Grant state when the STPCLK# signal is asserted but it
will enter the Quick Start state instead if A15# is sampled active on the RESET# signal’s active-
to-inactive transition. The Quick Start state supports snoops from the bus priority device like the
Stop Grant state but it does not support symmetric master snoops nor is the latching of interrupts
supported. A “1” in bit position 5 of the Power-on Configuration register indicates that the Quick
Start state has been enabled.
7.1.2 System Bus Frequency
The current generation mobile Pentium III processor will only function with a system bus
frequency of 100 MHz. Bit positions 18 to 19 of the Power-on Configuration register indicates at
which speed a processor will run. A “00” in bits [19:18] indicates a 66-MHz bus frequency, a “10”
indicates a 100-MHz bus frequency, and a “01” indicates a 133-MHz bus frequency.
7.1.3 APIC Enable
If the PICD0 signal is sampled low on the active-to-inactive transition of the RESET# signal then
the PICCLK signal can be tied to VSS. Otherwise the PICD[1:0] signals must be pulled up to VCCT
and PICCLK must be supplied. Driving PICD0 low at reset also has the effect of clearing the
APIC Global Enable bit in the APIC Base MSR. This bit is normally set when the processor is
reset, but when it is cleared the APIC is completely disabled until the next reset.
7.2 Clock Frequencies and Ratios
The mobile Pentium III processor uses a clock design in which the bus clock is multiplied by a
ratio to produce the processor’s internal (or “core”) clock. Unlike some of the mobile Pentium II
processors, the ratio used is programmed into the processor during manufacturing. The bus ratio
programmed into the processor is visible in bit positions 22 to 25 and bit 27 of the Power-on
Configuration register. Table 14 shows the 5-bit codes in the Power-on Configuration register and
their corresponding bus ratios.
64
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
8 Processor Interface
8.1 Alphabetical Signal Reference
A[35:3]# (I/O - GTL+)
The A[35:3]# (Address) signals define a 236-byte physical memory address space. When ADS# is
active, these signals transmit the address of a transaction; when ADS# is inactive, these signals
transmit transaction information. These signals must be connected to the appropriate pins/balls of
both agents on the system bus. The A[35:24]# signals are protected with the AP1# parity signal,
and the A[23:3]# signals are protected with the AP0# parity signal.
On the active-to-inactive transition of RESET#, each processor bus agent samples A[35:3]#
signals to determine its power-on configuration. See Section 4 of this document and the Pentium®
II Processor Developer’s Manual for details.
A20M# (I - 1.5V Tolerant)
If the A20M# (Address-20 Mask) input signal is asserted, the processor masks physical address bit
20 (A20#) before looking up a line in any internal cache and before driving a read/write
transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at
the 1-Mbyte boundary. Assertion of A20M# is only supported in Real mode.
ADS# (I/O - GTL+)
The ADS# (Address Strobe) signal is asserted to indicate the validity of a transaction address on
the A[35:3]# signals. Both bus agents observe the ADS# activation to begin parity checking,
protocol checking, address decode, internal snoop or deferred reply ID match operations
associated with the new transaction. This signal must be connected to the appropriate pins/balls on
both agents on the system bus.
AERR# (I/O - GTL+)
The AERR# (Address Parity Error) signal is observed and driven by both system bus agents, and
if used, must be connected to the appropriate pins/balls of both agents on the system bus. AERR#
observation is optionally enabled during power-on configuration; if enabled, a valid assertion of
AERR# aborts the current transaction.
If AERR# observation is disabled during power-on configuration, a central agent may handle an
assertion of AERR# as appropriate to the error handling architecture of the system.
AP[1:0]# (I/O - GTL+)
The AP[1:0]# (Address Parity) signals are driven by the request initiator along with ADS#,
A[35:3]#, REQ[4:0]# and RP#. AP1# covers A[35:24]#. AP0# covers A[23:3]#. A correct parity
signal is high if an even number of covered signals are low and low if an odd number of covered
249409-001
Datasheet
65
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
signals are low. This allows parity to be high when all the covered signals are high. AP[1:0]#
should be connected to the appropriate pins/balls on both agents on the system bus.
BCLK (I - 2.5V Tolerant)
The BCLK (Bus Clock) signal determines the system bus frequency. Both system bus agents must
receive this signal to drive their outputs and latch their inputs on the BCLK rising edge. All
external timing parameters are specified with respect to the BCLK signal.
BERR# (I/O - GTL+)
The BERR# (Bus Error) signal is asserted to indicate an unrecoverable error without a bus
protocol violation. It may be driven by either system bus agent and must be connected to the
appropriate pins/balls of both agents, if used. However, the mobile Pentium III processors do not
observe assertions of the BERR# signal.
BERR# assertion conditions are defined by the system configuration. Configuration options
enable the BERR# driver as follows:
·
·
·
·
Enabled or disabled
Asserted optionally for internal errors along with IERR#
Asserted optionally by the request initiator of a bus transaction after it observes an error
Asserted by any bus agent when it observes an error in a bus transaction
BINIT# (I/O - GTL+)
The BINIT# (Bus Initialization) signal may be observed and driven by both system bus agents and
must be connected to the appropriate pins/balls of both agents, if used. If the BINIT# driver is
enabled during the power-on configuration, BINIT# is asserted to signal any bus condition that
prevents reliable future information.
If BINIT# is enabled during power-on configuration, and BINIT# is sampled asserted, all bus state
machines are reset and any data which was in transit is lost. All agents reset their rotating ID for
bus arbitration to the state after reset, and internal count information is lost. The L1 and L2 caches
are not affected.
If BINIT# is disabled during power-on configuration, a central agent may handle an assertion of
BINIT# as appropriate to the Machine Check Architecture (MCA) of the system.
BNR# (I/O - GTL+)
The BNR# (Block Next Request) signal is used to assert a bus stall by any bus agent that is unable
to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new
transactions.
Since multiple agents may need to request a bus stall simultaneously, BNR# is a wired-OR signal
that must be connected to the appropriate pins/balls of both agents on the system bus. In order to
avoid wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers,
BNR# is activated on specific clock edges and sampled on specific clock edges.
66
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
BP[3:2]# (I/O - GTL+)
The BP[3:2]# (Breakpoint) signals are the System Support group Breakpoint signals. They are
outputs from the processor that indicate the status of breakpoints.
BPM[1:0]# (I/O - GTL+)
The BPM[1:0]# (Breakpoint Monitor) signals are breakpoint and performance monitor signals.
They are outputs from the processor that indicate the status of breakpoints and programmable
counters used for monitoring processor performance.
BPRI# (I - GTL+)
The BPRI# (Bus Priority Request) signal is used to arbitrate for ownership of the system bus. It
must be connected to the appropriate pins/balls on both agents on the system bus. Observing
BPRI# active (as asserted by the priority agent) causes the processor to stop issuing new requests,
unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI#
asserted until all of its requests are completed and then releases the bus by deasserting BPRI#.
BREQ0# (I/O - GTL+)
The BREQ0# (Bus Request) signal is a processor Arbitration Bus signal. The processor indicates
that it wants ownership of the system bus by asserting the BREQ0# signal.
During power-up configuration, the central agent must assert the BREQ0# bus signal. The
processor samples BREQ0# on the active-to-inactive transition of RESET#. Optionally, this signal
may be grounded with a 10ohm resistor.
BSEL[1:0] (I – 3.3V Tolerant)
The BSEL[1:0] (Select Processor System Bus Speed) signal is used to configure the processor for
the system bus frequency. Table 36 shows the encoding scheme for BSEL[1:0]. The only
supported system bus frequency for the mobile Pentium III processor is 100 MHz. If another
frequency is used or if the BSEL[1:0] signals are not driven with “01” then the processor is not
guaranteed to function properly.
249409-001
Datasheet
67
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 36. BSEL[1:0] Encoding
BSEL[1:0]
System Bus Frequency
66 MHz
00
01
10
11
100 MHz
Reserved
133 MHz
CLKREF (Analog)
The CLKREF (System Bus Clock Reference) signal provides a reference voltage to define the trip
point for the BCLK signal. This signal should be connected to a resistor divider to generate 1.25V
from the 2.5-V supply.
CMOSREF (Analog)
The CMOSREF (CMOS Reference Voltage) signal provides a DC level reference voltage for the
CMOS input buffers. A voltage divider should be used to divide a stable voltage plane (e.g., 2.5V
or 3.3V). This signal must be provided with a DC voltage that meets the VCMOSREF specification
from Table 12.
D[63:0]# (I/O - GTL+)
The D[63:0]# (Data) signals are the data signals. These signals provide a 64-bit data path between
both system bus agents, and must be connected to the appropriate pins/balls on both agents. The
data driver asserts DRDY# to indicate a valid data transfer.
DBSY# (I/O - GTL+)
The DBSY# (Data Bus Busy) signal is asserted by the agent responsible for driving data on the
system bus to indicate that the data bus is in use. The data bus is released after DBSY# is
deasserted. This signal must be connected to the appropriate pins/balls on both agents on the
system bus.
DEFER# (I - GTL+)
The DEFER# (Defer) signal is asserted by an agent to indicate that the transaction cannot be
guaranteed in-order completion. Assertion of DEFER# is normally the responsibility of the
addressed memory agent or I/O agent. This signal must be connected to the appropriate pins/balls
on both agents on the system bus.
DEP[7:0]# (I/O - GTL+)
The DEP[7:0]# (Data Bus ECC Protection) signals provide optional ECC protection for the data
bus. They are driven by the agent responsible for driving D[63:0]#, and must be connected to the
appropriate pins/balls on both agents on the system bus if they are used. During power-on
configuration, DEP[7:0]# signals can be enabled for ECC checking or disabled for no checking.
68
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
DRDY# (I/O - GTL+)
The DRDY# (Data Ready) signal is asserted by the data driver on each data transfer, indicating
valid data on the data bus. In a multi-cycle data transfer, DRDY# can be deasserted to insert idle
clocks. This signal must be connected to the appropriate pins/balls on both agents on the system
bus.
EDGCTRLP (Analog)
The EDGCTRLP (Edge Rate Control) signal is used to configure the edge rate of the GTL+ output
buffers. Connect the signal to VSS with a 110-W, 1% resistor.
FERR# (O - 1.5V Tolerant Open-drain)
The FERR# (Floating-point Error) signal is asserted when the processor detects an unmasked
floating-point error. FERR# is similar to the ERROR# signal on the Intel 387 coprocessor, and it
is included for compatibility with systems using DOS-type floating-point error reporting.
FLUSH# (I - 1.5V Tolerant)
When the FLUSH# (Flush) input signal is asserted, the processor writes back all internal cache
lines in the Modified state and invalidates all internal cache lines. At the completion of a flush
operation, the processor issues a Flush Acknowledge transaction. The processor stops caching any
new data while the FLUSH# signal remains asserted.
On the active-to-inactive transition of RESET#, each processor bus agent samples FLUSH# to
determine its power-on configuration.
GHI# (I - 1.5V Tolerant)
The GHI# signal controls which operating mode bus ratio is selected in a mobile Pentium III
processor featuring Intel SpeedStep technology. On the processor featuring Intel SpeedStep
technology, this signal is latched when BCLK restarts in Deep Sleep state and determines which
of two bus ratios is selected for operation. This signal is ignored when the processor is not in the
Deep Sleep state. This signal is a “Don’t Care” on processors that do not feature Intel SpeedStep
technology. This signal has an on-die pull-up to VCCT and should be driven with an Open-drain
driver with no external pull-up.
HIT# (I/O - GTL+), HITM# (I/O - GTL+)
The HIT# (Snoop Hit) and HITM# (Hit Modified) signals convey transaction snoop operation
results, and must be connected to the appropriate pins/balls on both agents on the system bus.
Either bus agent can assert both HIT# and HITM# together to indicate that it requires a snoop
stall, which can be continued by reasserting HIT# and HITM# together.
IERR# (O - 1.5V Tolerant Open-drain)
The IERR# (Internal Error) signal is asserted by the processor as the result of an internal error.
Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the system bus.
249409-001
Datasheet
69
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
This transaction may optionally be converted to an external error signal (e.g., NMI) by system
logic. The processor will keep IERR# asserted until it is handled in software or with the assertion
of RESET#, BINIT, or INIT#.
IGNNE# (I - 1.5V Tolerant)
The IGNNE# (Ignore Numeric Error) signal is asserted to force the processor to ignore a numeric
error and continue to execute non-control floating-point instructions. If IGNNE# is deasserted, the
processor freezes on a non-control floating-point instruction if a previous instruction caused an
error. IGNNE# has no affect when the NE bit in control register 0 (CR0) is set.
INIT# (I - 1.5V Tolerant)
The INIT# (Initialization) signal is asserted to reset integer registers inside the processor without
affecting the internal (L1 or L2) caches or the floating-point registers. The processor begins
execution at the power-on reset vector configured during power-on configuration. The processor
continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous input.
If INIT# is sampled active on RESET#'s active-to-inactive transition, then the processor executes
its built-in self test (BIST).
INTR (I - 1.5V Tolerant)
The INTR (Interrupt) signal indicates that an external interrupt has been generated. INTR becomes
the LINT0 signal when the APIC is enabled. The interrupt is maskable using the IF bit in the
EFLAGS register. If the IF bit is set, the processor vectors to the interrupt handler after
completing the current instruction execution. Upon recognizing the interrupt request, the processor
issues a single Interrupt Acknowledge (INTA) bus transaction. INTR must remain active until the
INTA bus transaction to guarantee its recognition.
LINT[1:0] (I - 1.5V Tolerant)
The LINT[1:0] (Local APIC Interrupt) signals must be connected to the appropriate pins/balls of
all APIC bus agents, including the processor and the system logic or I/O APIC component. When
APIC is disabled, the LINT0 signal becomes INTR, a maskable interrupt request signal, and
LINT1 becomes NMI, a non-maskable interrupt. INTR and NMI are backward compatible with
the same signals for the Pentium processor. Both signals are asynchronous inputs.
Both of these signals must be software configured by programming the APIC register space to be
used either as NMI/INTR or LINT[1:0] in the BIOS. If the APIC is enabled at reset, then
LINT[1:0] is the default configuration.
LOCK# (I/O - GTL+)
The LOCK# (Lock) signal indicates to the system that a sequence of transactions must occur
atomically. This signal must be connected to the appropriate pins/balls on both agents on the
system bus. For a locked sequence of transactions, LOCK# is asserted from the beginning of the
first transaction through the end of the last transaction.
70
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
When the priority agent asserts BPRI# to arbitrate for bus ownership, it waits until it observes
LOCK# deasserted. This enables the processor to retain bus ownership throughout the bus locked
operation and guarantee the atomicity of lock.
NMI (I - 1.5V Tolerant)
The NMI (Non-Maskable Interrupt) indicates that an external interrupt has been generated. NMI
becomes the LINT1 signal when the APIC is disabled. Asserting NMI causes an interrupt with an
internally supplied vector value of 2. An external interrupt-acknowledge transaction is not
generated. If NMI is asserted during the execution of an NMI service routine, it remains pending
and is recognized after the IRET is executed by the NMI service routine. At most, one assertion of
NMI is held pending. NMI is rising edge sensitive.
PICCLK (I - 2.5V Tolerant)
The PICCLK (APIC Clock) signal is an input clock to the processor and system logic or I/O APIC
that is required for operation of the processor, system logic, and I/O APIC components on the
APIC bus.
PICD[1:0] (I/O - 1.5V Tolerant Open-drain)
The PICD[1:0] (APIC Data) signals are used for bi-directional serial message passing on the APIC
bus. They must be connected to the appropriate pins/balls of all APIC bus agents, including the
processor and the system logic or I/O APIC components. If the PICD0 signal is sampled low on
the active-to-inactive transition of the RESET# signal, then the APIC is hardware disabled.
PLL1, PLL2 (Analog)
The PLL1 and PLL2 signals provide isolated analog decoupling is required for the internal PLL.
See Section 3.2.2 for a description of the analog decoupling circuit.
PRDY# (O - GTL+)
The PRDY# (Probe Ready) signal is a processor output used by debug tools to determine
processor debug readiness.
PREQ# (I - 1.5V Tolerant)
The PREQ# (Probe Request) signal is used by debug tools to request debug operation of the
processor.
PWRGOOD (I - 2.5V Tolerant)
PWRGOOD (Power Good) is a 2.5-V tolerant input. The processor requires this signal to be a
clean indication that clocks and the power supplies (VCC, VCCT, etc.) are stable and within their
specifications. Clean implies that the signal will remain low, (capable of sinking leakage current)
and without glitches, from the time that the power supplies are turned on, until they come within
specification. The signal will then transition monotonically to a high (2.5V) state. Figure 26
illustrates the relationship of PWRGOOD to other system signals. PWRGOOD can be driven
249409-001
Datasheet
71
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
inactive at any time, but clocks and power must again be stable before the rising edge of
PWRGOOD. It must also meet the minimum pulse width specified in Table 16 (Section 3.7) and
be followed by a 1 ms RESET# pulse.
Figure 26. PWRGOOD Relationship at Power On
BCLK
VCC
,
,
VCCT
VREF
VIH25,min
PWRGOOD
1 msec
RESET#
D0026-01
The PWRGOOD signal, which must be supplied to the processor, is used to protect internal
circuits against voltage sequencing issues. The PWRGOOD signal should be driven high
throughout boundary scan operation.
REQ[4:0]# (I/O - GTL+)
The REQ[4:0]# (Request Command) signals must be connected to the appropriate pins/balls on
both agents on the system bus. They are asserted by the current bus owner when it drives A[35:3]#
to define the currently active transaction type.
RESET# (I - GTL+)
Asserting the RESET# signal resets the processor to a known state and invalidates the L1 and L2
caches without writing back Modified (M state) lines. For a power-on type reset, RESET# must
stay active for at least 1 msec after VCC and BCLK have reached their proper DC and AC
specifications and after PWRGOOD has been asserted. When observing active RESET#, all bus
agents will deassert their outputs within two clocks. RESET# is the only GTL+ signal that does
not have on-die GTL+ termination. A 56.2W 1% terminating resistor connected to V
is
CCT
required.
A number of bus signals are sampled at the active-to-inactive transition of RESET# for the power-
on configuration. The configuration options are described in Section 4 and in the Pentium® II
Processor Developer’s Manual.
Unless its outputs are tri-stated during power-on configuration, after an active-to-inactive
transition of RESET#, the processor optionally executes its built-in self-test (BIST) and begins
program execution at reset-vector 000FFFF0H or FFFFFFF0H. RESET# must be connected to the
appropriate pins/balls on both agents on the system bus.
72
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
RP# (I/O - GTL+)
The RP# (Request Parity) signal is driven by the request initiator and provides parity protection on
ADS# and REQ[4:0]#. RP# should be connected to the appropriate pins/balls on both agents on
the system bus.
A correct parity signal is high if an even number of covered signals are low and low if an odd
number of covered signals are low. This definition allows parity to be high when all covered
signals are high.
RS[2:0]# (I - GTL+)
The RS[2:0]# (Response Status) signals are driven by the response agent (the agent responsible for
completion of the current transaction) and must be connected to the appropriate pins/balls on both
agents on the system bus.
RSP# (I - GTL+)
The RSP# (Response Parity) signal is driven by the response agent (the agent responsible for
completion of the current transaction) during assertion of RS[2:0]#. RSP# provides parity
protection for RS[2:0]#. RSP# should be connected to the appropriate pins/balls on both agents on
the system bus.
A correct parity signal is high if an even number of covered signals are low, and it is low if an odd
number of covered signals are low. During Idle state of RS[2:0]# (RS[2:0]#=000), RSP# is also
high since it is not driven by any agent guaranteeing correct parity.
RSVD (TBD)
The RSVD (Reserved) signal is currently unimplemented but is reserved for future use. Leave this
signal unconnected. Intel recommends that a routing channel for this signal be allocated.
RTTIMPEDP (Analog)
The RTTIMPEDP (RTT Impedance/PMOS) signal is used to configure the on-die GTL+
termination. Connect the RTTIMPEDP signal to VSS with a 56.2-W, 1% resistor.
SLP# (I - 1.5V Tolerant)
The SLP# (Sleep) signal, when asserted in the Stop Grant state, causes the processor to enter the
Sleep state. During the Sleep state, the processor stops providing internal clock signals to all units,
leaving only the Phase-Locked Loop (PLL) still running. The processor will not recognize snoop
and interrupts in the Sleep state. The processor will only recognize changes in the SLP#,
STPCLK# and RESET# signals while in the Sleep state. If SLP# is deasserted, the processor exits
Sleep state and returns to the Stop Grant state in which it restarts its internal clock to the bus and
APIC processor units.
249409-001
Datasheet
73
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
SMI# (I - 1.5V Tolerant)
The SMI# (System Management Interrupt) is asserted asynchronously by system logic. On
accepting a System Management Interrupt, the processor saves the current state and enters System
Management Mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins
program execution from the SMM handler.
STPCLK# (I - 1.5V Tolerant)
The STPCLK# (Stop Clock) signal, when asserted, causes the processor to enter a low-power Stop
Grant state. The processor issues a Stop Grant Acknowledge special transaction and stops
providing internal clock signals to all units except the bus and APIC units. The processor
continues to snoop bus transactions and service interrupts while in the Stop Grant state. When
STPCLK# is deasserted, the processor restarts its internal clock to all units and resumes execution.
The assertion of STPCLK# has no affect on the bus clock.
TCK (I - 1.5V Tolerant)
The TCK (Test Clock) signal provides the clock input for the test bus (also known as the test
access port).
TDI (I - 1.5V Tolerant)
The TDI (Test Data In) signal transfers serial test data to the processor. TDI provides the serial
input needed for JTAG support.
TDO (O - 1.5V Tolerant Open-drain)
The TDO (Test Data Out) signal transfers serial test data from the processor. TDO provides the
serial output needed for JTAG support.
TESTHI (I - 1.5V Tolerant)
The TESTHI (Test input High) is used during processor test and needs to be pulled high during
normal operation.
TESTLO[2:1] (I - 1.5V Tolerant)
The TESTLO[2:1] (Test input Low) signals are used during processor test and needs to be pulled
to ground during normal operation.
TESTP (Analog)
The TESTP (Test Point) signals are connected to Vcc and Vss at opposite ends of the die. These
signals can be used to monitor the Vcc level on the die. Route the TESTP signals to test points or
leave them unconnected. Do not short the TESTP signals together.
74
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
THERMDA, THERMDC (Analog)
The THERMDA (Thermal Diode Anode) and THERMDC (Thermal Diode Cathode) signals
connect to the anode and cathode of the on-die thermal diode.
TMS (I - 1.5V Tolerant)
The TMS (Test Mode Select) signal is a JTAG support signal used by debug tools.
TRDY# (I - GTL+)
The TRDY# (Target Ready) signal is asserted by the target to indicate that the target is ready to
receive write or implicit write-back data transfer. TRDY# must be connected to the appropriate
pins/balls on both agents on the system bus.
TRST# (I - 1.5V Tolerant)
The TRST# (Test Reset) signal resets the Test Access Port (TAP) logic. The mobile Pentium III
processors do not self-reset during power on; therefore, it is necessary to drive this signal low
during power-on reset.
VID[4:0] (O – Open-drain)
The VID[4:0] (Voltage ID) pins/balls can be used to support automatic selection of power supply
voltages. These pins/balls are not signals, they are either an open circuit or a short to VSS on the
processor substrate. The combination of opens and shorts encodes the voltage required by the
processor. External to pull-ups are required to sense the encoded VID. For processors that have
Intel SpeedStep technology enabled, VID[4:0] encode the voltage required in the battery-
optimized mode. VID[4:0] are needed to cleanly support voltage specification changes on mobile
Pentium III processors. The voltage encoded by VID[4:0] is defined in Table 37. A “1” in this
table refers to an open pin/ball and a “0” refers to a short to VSS. The power supply must provide
the requested voltage or disable itself.
Please note that in order to implement VID on the BGA2 package, some VID[4:0] balls may be
depopulated. For the BGA2 package, a “1” in Table 37 implies that the corresponding VID ball is
depopulated, while a “0” implies that the corresponding VID ball is not depopulated.
But on the Micro-PGA2 package, VID[4:0] pins are not depopulated.
249409-001
Datasheet
75
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 37. Voltage Identification Encoding
VID[4:0]
00000
00001
00010
00011
00100
00101
00110
00111
VCC
VID[4:0]
01000
01001
01010
01011
01100
01101
01110
01111
VCC
VID[4:0]
10000
10001
10010
10011
10100
10101
10110
10111
VCC
VID[4:0]
11000
11001
11010
11011
11100
11101
11110
11111
VCC
2.00
1.95
1.90
1.85
1.80
1.75
1.70
1.65
1.60
1.55
1.50
1.45
1.40
1.35
1.30
No CPU
1.275
1.250
1.225
1.200
1.175
1.150
1.125
1.100
1.075
1.050
1.025
1.000
0.975
0.950
0.925
No CPU
VREF (Analog)
The VREF (GTL+ Reference Voltage) signal provides a DC level reference voltage for the GTL+
input buffers. A voltage divider should be used to divide VCCT by 2/3. Resistor values of 1.00 kW
and 2.00 kW are recommended. Decouple the VREF signal with three 0.1-mF high frequency
capacitors close to the processor.
76
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
8.2 Signal Summaries
Table 38 through Table 41 list the attributes of the processor input, output, and I/O signals.
Table 38. Input Signals
Name
Active Level
Low
Clock
Signal Group
CMOS
Qualified
Always
A20M#
BCLK
Asynch
—
High
System Bus
System Bus
Implementation
System Bus
CMOS
Always
BPRI#
Low
BCLK
Always
BSEL[1:0]
DEFER#
FLUSH#
GHI#
High
Asynch
BCLK
Always
Low
Always
Low
Asynch
Asynch
Asynch
Asynch
Asynch
Always
Low
CMOS
Deep Sleep state
Always
IGNNE#
INIT#
Low
CMOS
Low
System Bus
CMOS
Always
INTR
High
APIC disabled
mode
LINT[1:0]
NMI
High
High
Asynch
Asynch
APIC
APIC enabled
mode
CMOS
APIC disabled
mode
PICCLK
PREQ#
PWRGOOD
RESET#
RS[2:0]#
RSP#
High
Low
High
Low
Low
Low
Low
Low
Low
High
—
APIC
Always
Asynch
Asynch
BCLK
BCLK
BCLK
Asynch
Asynch
Asynch
—
Implementation
Implementation
System Bus
System Bus
System Bus
Implementation
CMOS
Always
Always
Always
Always
Always
SLP#
Stop Grant state
Always
SMI#
STPCLK#
TCK
Implementation
JTAG
Always
TDI
TCK
JTAG
TMS
TCK
JTAG
TRDY#
TRST#
Low
Low
BCLK
Asynch
System Bus
JTAG
Response phase
249409-001
Datasheet
77
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 39. Output Signals
Name
FERR#
IERR#
Active Level
Low
Clock
Asynch
Asynch
BCLK
Signal Group
Open-drain
Open-drain
Implementation
JTAG
Low
PRDY#
TDO
Low
High
TCK
VID[4:0]
High
Asynch
Implementation
Table 40. Input/Output Signals (Single Driver)
Name
Active Level
Low
Clock
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
Signal Group
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
Qualified
ADS#, ADS#+1
Always
A[35:3]#
ADS#
Low
AP[1:0]#
BREQ0#
BP[3:2]#
BPM[1:0]#
D[63:0]#
DBSY#
DEP[7:0]#
DRDY#
LOCK#
Low
ADS#, ADS#+1
Always
Low
Low
Always
Low
Always
Low
DRDY#
Low
Always
Low
DRDY#
Low
Always
Low
Always
REQ[4:0]#
RP#
Low
ADS#, ADS#+1
ADS#, ADS#+1
Low
Table 41. Input/Output Signals (Multiple Driver)
Name
AERR#
BERR#
BINIT#
BNR#
Active Level
Low
Clock
BCLK
BCLK
BCLK
BCLK
BCLK
BCLK
PICCLK
Signal Group
System Bus
System Bus
System Bus
System Bus
System Bus
System Bus
APIC
Qualified
ADS#+3
Always
Always
Always
Always
Always
Always
Low
Low
Low
HIT#
Low
HITM#
PICD[1:0]
Low
High
78
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Appendix A: PLL RLC Filter Specification
A.1
Introduction
All mobile Pentium II and mobile Pentium III processors have internal PLL clock generators,
which are analog in nature and require quiet power supplies for minimum jitter. Jitter is
detrimental to a system; it degrades external I/O timings as well as internal core timings (i.e.
maximum frequency). In mobile Pentium II processors, the power supply filter was specified as
an external LC network. This remains largely the same for the mobile Pentium III processor.
However, due to increased current flow, the value of the inductor has to be reduced, thereby
requiring new components. The general desired topology is shown in Figure 5. Excluded from the
external circuitry are parasitics associated with each component.
A.2
Filter Specification
The function of the filter is two fold. It protects the PLL from external noise through low-pass
attenuation. It also protects the PLL from internal noise through high-pass filtering. In general,
the low-pass description forms an adequate description for the filter.
The AC low-pass specification, with input at V
follows:
and output measured across the capacitor, is as
CCT
·
·
·
·
< 0.2dB gain in pass band
< 0.5dB attenuation in pass band < 1 Hz (see DC drop in next set of requirements)
34dB attenuation from 1 MHz to 66 MHz
28dB attenuation from 66 MHz to core frequency
The filter specification (AC) is graphically shown in Figure 27.
Other requirements:
·
·
Use a shielded type inductor to minimize magnetic pickup
The filter should support a DC current of at least 30 mA
·
The DC voltage drop from V
to PLL1 should be less than 60 mV, which in practice
CCT
implies series resistance of less than 2W. This also means that the pass band (from DC to 1Hz)
attenuation below 0.5 dB is for V = 1.1V and below 0.35 dB for V = 1.5V.
CCT
CCT
249409-001
Datasheet
79
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Figure 27. PLL Filter Specifications
0.2 dB
0 dB
x dB
forbidden
zone
-28 dB
-34 dB
forbidden
zone
DC
passband
1 Hz
fpeak
1 MHz 66 MHz
fcore
high frequency
band
Vcct]
x = 20.log[(Vcct-60 mV)/
NOTES:
Diagram is not to scale
No specification for frequencies beyond fcore
Fpeak, if existent, should be less than 0.05 MHz.
.
80
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
A.3
Recommendation for Mobile Systems
The following LC components are recommended. The tables will be updated as other suitable
components and specifications are identified.
Table 42. PLL Filter Inductor Recommendations
Inductor
Part Number
Value Tol
SRF Rated
I
DCR
Min Damping R
needed
L1
L2
TDK MLF2012A4R7KT
Murata LQG21N4R7K10
Murata LQG21C4R7N00
10% 35 MHz 30 mA
10% 47 MHz 30 mA
30% 35 MHz 30 mA
4.7 mH
4.7 mH
4.7 mH
0.56W
(1W max)
0W
0.7W (+/-
50%)
0W
L3
0.3W max
0.2W (assumed)
NOTE:
Minimum damping resistance is calculated from 0.35W – DCRmin. From vendor provided data, L1 and L2 DCRmin is
0.4W and 0.5W respectively, qualifying them for zero required trace resistance. DCRmin for L3 is not known and is
assumed to be 0.15 W. There may be other vendors who might provide parts of equivalent characteristics and the
OEMs should consider doing their own testing for selecting their own vendors.
249409-001
Datasheet
81
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Table 43. PLL Filter Capacitor Recommendations
Capacitor
Part Number
Value
33 mF
33 mF
Tolerance
ESL
ESR
C1
Kemet T495D336M016AS
20%
2.5 nH
0.225W
0.2W
C2
AVX TPSD336M020S0200
20%
unknown
NOTE:
There may be other vendors who might provide parts of equivalent characteristics and the OEMs should consider
doing their own testing for selecting their own vendors.
Table 44. PLL Filter Resistor Recommendations
Resistor
Part Number
Value
Tolerance
Power
R1
various
10%
1/16W
1W
To satisfy damping requirements, total series resistance in the filter (from V
to the top plate of
CCT
the capacitor) must be at least 0.35W. This resistor can be in the form of a discrete component, or
routing, or both. For example, if the picked inductor has minimum DCR of 0.25W, then a routing
resistance of at least 0.10W is required. Be careful not to exceed the maximum resistance rule
(2W). For example, if using discrete R1, the maximum DCR of the L should be less than 2.0 - 1.1
= 0.9W, which precludes using L2 and possibly L1.
Other routing requirements:
·
The capacitor should be close to the PLL1 and PLL2 pins, with less than 0.1W per route
(These routes do not count towards the minimum damping resistance requirement).
·
·
The PLL2 route should be parallel and next to the PLL1 route (minimize loop area).
The inductor should be close to the capacitor; any routing resistance should be inserted
between VCCT and the inductor.
·
Any discrete resistor should be inserted between VCCT and the inductor.
A.4
Comments
·
A magnetically shielded inductor protects the circuit from picking up external flux noise.
This should provide better timing margins than with an unshielded inductor.
·
A discrete or routed resistor is required because the LC filter by nature has an under-damped
response, which can cause resonance at the LC pole. Noise amplification at this band,
although not in the PLL-sensitive spectrum, could cause a fatal headroom reduction for
analog circuitry. The resistor serves to dampen the response. Systems with tight space
constraints should consider a discrete resistor to provide the required damping resistance. Too
large of a damping resistance can cause a large IR drop, which means less analog headroom
and lower frequency.
·
Ceramic capacitors have very high self-resonance frequencies, but they are not available in
large capacitance values. A high self-resonant frequency coupled with low ESL/ESR is
crucial for sufficient rejection in the PLL and high frequency band. The recommended
tantalum capacitors have acceptably low ESR and ESL.
82
Datasheet
249409-001
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
·
The capacitor must be close to the PLL1 and PLL2 pins, otherwise the value of the low ESR
tantalum capacitor is wasted. Note the distance constraint should be translated from the 0.1-W
requirement.
The mobile Pentium II processor LC filter cannot be used with the mobile Pentium III processor.
The larger inductor of the old LC filter imposes a lower current rating. Due to increased current
requirements for the mobile Pentium III processor, a lower value inductor is required.
249409-001
Datasheet
83
Mobile Intel® Pentium® III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, Low-voltage 600 MHz,
and Ultra Low-voltage 500 MHz
Appendix B: Intel Mobile Voltage Positioning (IMVP) for the
Mobile Pentium® III Processor
B.1
Introduction
Intel Mobile Voltage Positioning (IMVP) is an advanced voltage regulation technology for Intel's
high performance mobile processors. Thermal design is critical to compete in the mobile high
performance segments and IMVP technology will provide designers with a competitive edge.
Utilizing IMVP technology for microprocessor voltage regulator designs will significantly reduce
CPU power, which will provide thermal benefits needed for thin and light performance systems.
IMVP technology offers the following two design options:
·
·
Design for cost optimization
Design for maximum CORE power reduction
B.2
Reference Documents
Intel® Mobile Voltage Positioning Voltage Regulation Controller Application Note, Rev 1.x (OR-
2101)
Intel® Mobile Pentium® III Processor Thermal Specification Guideline (Order Number TBD)
Intel® Geyersville Voltage Regulator Specification, Rev 1.20 (Order Number TBD)
84
Datasheet
249409-001
相关型号:
©2020 ICPDF网 联系我们和版权申明