LXT9784 [INTEL]
Transceiver Hardware Integrity Function Overview; 收发器硬件完整性功能概述
| 型号： | LXT9784 |
| 厂家： | 
INTEL |
| 描述： | Transceiver Hardware Integrity Function Overview |
| 文件： | 总14页 (文件大小：184K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LXT9784 Octal 10/100
Transceiver Hardware Integrity
Function Overview
Application Note
January 2001
Order Number: 249188-001
As of January 15, 2001, this document replaces the Level One document known as AN123.
Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual
property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability
whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to
fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not
intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The LXT9784 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current
characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling
1-800-548-4725 or by visiting Intel's website at http://www.intel.com.
Copyright © Intel Corporation, 2001
*Third-party brands and names are the property of their respective owners.
Application Note
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
Contents
1.0
Connection Types......................................................................................................5
1.1 Isolating Cabling Problems....................................................................................5
Transmission Lines and Return Wave Theory...............................................7
2.0
2.1
2.2
Cable Terminations and Return Loss....................................................................7
Checking for Cable Length....................................................................................9
2.2.1 Accuracy of Measurement........................................................................9
3.0
4.0
5.0
Hardware Integrity Management Register .....................................................10
Hardware Integrity Test Function......................................................................11
Hardware Integrity Test Program ......................................................................12
Figures
Tables
1
2
Forward and Return Waves ..................................................................................8
HWI Test Algorithm .............................................................................................11
1
2
3
4
Typical CAT5 Return Loss ....................................................................................7
Tx and Rx Return Loss..........................................................................................8
Register 29 (1D Hex) Hardware Integrity Control Register Bit Assignments ......10
Register 29 (1D Hex) Hardware Integrity Control Register Bit Definitions ..........10
Application Note
3
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
1.0
Connection Types
Cabling problems can be the cause of significant network downtime. With today’s network
manager more concerned about “Total Cost of Ownership”, features that can help solve cabling
problems provide valuable benefits. The Hardware Integrity (HWI) function incorporated into the
LXT9784 is one such feature.
The Hardware Integrity function uses transmission line theory to measure the arrival time and
electrical characteristics of the wave reflected back from an incident test wave launched on the
media. With these measurements, opens, shorts, and degraded cable quality can be located along
the wire, and lead the network manager to the location of the problem.
This document provides a theoretical overview of the HWI function implemented in the LXT9784.
1.1
Isolating Cabling Problems
When looking at cabling plant installation, it consists of many different pieces:
• The cable connection from the PC to the wall plate
• The wall plate
• The cables from the wall plate to the wiring closet
• The wiring closet patch panels
• The RJ45 connectors everywhere
• The patch cables to the network hub.
Hand-held CAT-5 UTP cable testers are frequently used to isolate cabling problems. A typical
cable test involves connecting one end of the cable to the tester, and connecting a remote node
terminator or loopback module to the other end.
Then the tester performs cable link analysis and is able to detect the following conditions:
• Short – when two or more lines are short-circuited together.
• Open – Lack of continuity between pins at both ends of the cable.
• Crossed pair – When a pair is connected to different pins at each end (i.e. Pair 1 is connected
to pins 1&2 at one end and pins 3&6 at the other).
• Reversed pair – when two lines in a pair are connected to opposite pins at each end of the
cable (i.e. the line on pin 1 is connected to pin 2 at the other end, the line on pin 2 is connected
to pin 1), also called polarity reversal.
• Distance – In addition it is able to locate the distance to an open or short and to measure cable
length.
The tester uses a technique called TDR (Time Domain Reflection) based on transmission line
theory. This technique transmits a pulse down the cable, and measures the elapsed time until it
receives a reflection from the far end of the cable.
The LXT9784 10/100 Ethernet Octal PHY device uses a similar approach. Each of the device ports
has the capability to independently detect and report cabling problems via the MII management
interface (MDIO) - without the need to unplug cables, connect test equipment or install a loopback
Application Note
5
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
module on the far end. Each of the LXT9784 ports is able to detect cable problems such as open,
short, or other anomalies and report the distance to the fault. This results in reduction of
networking downtime when tracing and isolating cabling problems and ease of network
maintenance.
6
Application Note
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
2.0
Transmission Lines and Return Wave Theory
All transmission lines have two coexisting waves propagating through the media at the same time.
The main wave is the forward wave propagating from the transmitter to the receiver. The second
wave is a return wave created by an imperfect line or load and propagates from the load to the
source (or transmitter).
2.1
Cable Terminations and Return Loss
A perfectly terminated line is defined as a line with no attenuation and an impedance that is equal
to the source’s impedance and with a load that is equal to the line impedance as well. For a
perfectly terminated line the return wave is zero. In that case the load receives all the forward wave
energy.
In an open line, meaning there is no load connected to its end, the return wave amplitude is equal to
the forward wave amplitude. The same applies for a short circuit line.
The reflection coefficient is defined as:
Reflected wave
Forward wave
Z
L
- Z
+ Z
0
V-
V+
TL =
=
=
ZL
0
Where ZL is the load impedance
Z0 is the cable impedance
The return loss in (dB) is defined as:
Z
Z
L
+ Z
0
RL(db) = 20log10 |1/T | = 20log 10
L
L
-
Z0
Figure 1 illustrates the forward and return waves within a cable system. Table 1 describes the
Return Loss as a function of Load Impedance for cable with characteristic impedance of 100Ω
(typical CAT5 UTP cable impedance).
Table 1. Typical CAT5 Return Loss
Return Loss
(dB)
Load Impedance (Ω)
V-/V+
∞
(open load)
300
0
6
1
0.5
192
10
16
0.316
0.158
138
100 (perfectly terminated
load)
∞
0
73
16
-0.158
Application Note
7
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
Table 1. Typical CAT5 Return Loss
Return Loss
Load Impedance (Ω)
V-/V+
(dB)
52
33.3
10
6
-0.316
-0.5
-1
0 (short load)
0
Figure 1. Forward and Return Waves
Load Impedance Z
L
R
Cable Impedance Z
0
Forward Wave
Return Wave
Load
RJ45
The System return loss performance is determined by three elements:
• The transmitter return loss
• The cable characteristic impedance and return loss
• The receiver return loss
IEEE 802.3 specifies that the receiver and transmitter return loss must meet the following criteria:
Table 2. Tx and Rx Return Loss
.
Frequency
(MHz)
I/O Minimum Return Loss (dB)
2-30
30-60
60-100
16
16 to 10 by 16-20log(f/30 MHz)
10
There are additional factors that may affect the accuracy of the return loss measurement which are:
• Connectors and patch panels
• CAT5 UTP cable impedance can vary ± 15Ω
All this means that setting a threshold of 6db return loss in a system return loss measurement
should cover transmitter, receiver connector and cable impedance variances and should trigger a
cable problem or anomaly indication. In other words, a good indication for a problem or an
anomaly in a cable is when the return wave is equal to or greater than one-half of the incident wave.
8
Application Note
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
2.2
Checking for Cable Length
Checking the distance to the cable perturbation, or cable length is done by measuring the elapsed
time from transmitting a pulse down the cable, until it receives the reflection wave from the far end
of it. Each type of cable transmits signals at something less than the speed of light. This
propagation constant is usually provided in [nsec/m] or in decimal fraction of the speed of light.
The propagation constant for CAT5 UTP cable is typically about 4.7 nsec/m with maximum of
5.2 nsec/m.
From the elapsed time and the propagation constant of the cable, it is easy to calculate the cable
length, or the distance to the cable perturbation.
2.2.1
Accuracy of Measurement
The accuracy of the cable length measurement is a function of various factors. Some of them are:
• Counter clock resolution - The LXT9784 uses a clock of 125 MHz. This yields a counting
resolution of 8 nsec. This corresponds to a resolution of 1.7 meter (assuming cable
propagation constant of 4.7 nsec/m) of round trip, or 0.85m of cable length.
• Cable propagation delay distribution – The cable propagation constant can vary ± 0.5 n sec/m.
This variation can be compensated at final calculations if the actual cable propagation constant
is known.
• Process, temperature and voltage – The implementation uses comparators. Comparator levels
change with process, temperature and voltage. As the level of the returned signal is directly
related to the voltage of the transmitted wave, the comparator reference level should be
referenced to the same voltage.
• Constant delay in the transmitter and comparator – This delay can be calibrated out by
subtracting a constant offset from the measured distance.
For a given cable with a known propagation constant, the distance to the cable perturbation is given
by the following equation:
N 8(n.Sec)
Distance =
− ConstantOffset(meters)
2 β (n.Sec/ m)
Where N is the HWI register distance measured (bits D8:D0 of HWI MII register, see “Hardware
Integrity Management Register” on page 10), and β represents the propagation constant in ns/meter
(4.7 ns/meter for a typical CAT5 cable). The Constantoffset is a function of the chip and the board
design and is usually on the order of less than 2 meters.
Application Note
9
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
3.0
Hardware Integrity Management Register
Hardware Integrity is controlled and activated by software. There is an MII management register
in each of the PHYs that is used for activating the check.
Table 3. Register 29 (1D Hex) Hardware Integrity Control Register Bit Assignments
D15
D14
D13
D12:11
D10
D9
D8:D0
HWI Enable
Ability Check
Test Exec
Reserved
lowZ
HighZ
Distance
Table 4. Register 29 (1D Hex) Hardware Integrity Control Register Bit Definitions
1
Bit(s)
Name
Definition
Type
Enables the HWI feature (causing the PHY to go into HWI test mode). When set,
the LXT9784 immediately starts executing the ability check.
29.15
HWI Enable
R/W
1 = Enabled.
default 0 = Disabled.
Results of the HWI ability check.
Valid 100 µsec after HWI Enable bit was set (29.15).
29.14
29.13
Ability check
Test Exec
RO
1 = Test passed.
0 = Test failed (ability not detected).
PHY launches test pulses on the wire, to determine the distance to cable High or
Low impedance point.
WO
1 = Execute test.
Constant “0”
29.12
29.11
Reserved
Reserved
RO
RO
Constant “0”
Indicates type of perturbation on the line.
Valid 100 µsec after Test Exec bit is set.
29.10:9
29.8:0
LowZ / HighZ
Distance
RO
RO
1 = Short (Low Z) or Open (High Z).
Defines distance to cable perturbation, in granularity of 80 cm (35 inches). Valid
100 µsec after Test Exec bit is set.
1. R/W = Read / Write
RO = Read Only.
WO = Write Only
P = Affected by external pin.
10
Application Note
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
4.0
Hardware Integrity Test Function
Figure 2. HWI Test Algorithm
1. Force 100Mb Technology
Write 0 2000 { force 100Mb}
2. Disable MDI-MDIX auto Detect, and set connection to
Straight through :
Phase 1: Set Phy in HWI
mode
Write 1C 0000 { Set manual switch to straight through}
1. Enable HWI mode and check HWI Ability - check that
receive channel is idle ( No activity for 100usec)
Write 1D C000 { Enable HWI mode }
{ Enable Ability check test }
Phase 2: Ability Test
Check
Wait 100us
Read 1D
{ Wait test complete }
{ Check bit 14 status}
{ The bit is reset upon read }
2. If bit 14 is set, then ability test pass
move to Phase 3
Else move to Phase 4.
Write 1C 0040 { Switch MDI channel to cross-over }
Go to step 3.
1. Run test
Phase 3: Test cable
[ Run tests until 3
Write 1D C000 { Execute HWI test }
Wait 100 us
Read 1D
consecutive tests have
the same result,
or Max timer expired ].
{ Read Distance, highZ, LowZ }
{ Valid when Done bit is set }
{ Done bit is reset upon any read cycle }
2. Repeat step 1 until there are 3 consecutive
measurements of the same number or Max timer expired
.
{ Max Timer = 100 iterations of step 1}
3. The distance of the problem is defined in 80cm
resolution.
4. Switch to the Other cable connection.
1. Write 1C 0040 { Switch MDI channel to cross-over }
2. If two Channels were checked Disable HWI and return
to normal operation
Write 1D
Write ’0
Write 1C
0000 { Disable HWI }
0000 { disable force 100Mb}
0080 { Enable MDI/MDI-X }
Else Move to Phase 2
Application Note
11
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
5.0
Hardware Integrity Test Program
The following script is written in TCL, using the TCL scripting language as it was written for the
Ipanema SV board
#Check Hardware Integrity
source "include/ipanema.tcl"
source "include/mii.tcl"
source "include/megiddo.tcl"
use $TARGETBOARD
proc Init {} {
global PHY
source "include/constants.tcl"
Log [ format "Opening target board on COM%d." $COM_TB ]
TB_Open $COM_TB
# main loop
set end 1
while {$end < 2} {
set MainCommand [Input [format \
"Insert number of PHY or Exit(x)" ] ]
if {$MainCommand == "x" || $MainCommand == "X"} {
incr end
continue
} else {
set PHY [string tolower $MainCommand]
InitHWI
}
}
#end of Init procedure
}
proc InitHWI {} {
global PHY PS TC
Log "----- Starting RMII mode -----"
TB_BrdRmii
Log [ format "Writing 0x2100 to reg 0, PHY%d (100 Mbps; FDX)." $PHY ]
TB_BrdWrMii 0 $PHY 0 0x2100
set ReadVal [format "%#x" [TB_BrdRdMii 0 $PHY 0 ]]
if { $ReadVal == 0x2100 } {
Log [ format "Read $ReadVal from Register 0 as was written." ]
unset ReadVal
} else {
Error [ format "# ERROR in reading Register 0. Expected 0x2100 \
and got %#x instead" $ReadVal ]
set returnVal FAIL
return returnVal
}
12
Application Note
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
Log "----- Starting HWI test -----"
Log "Writing 0x8000 to Reg 1D(H): HWI Enable"
TB_BrdWrMii 0 $PHY 0x1d 0x8000
sleep 1
set ReadVal [format "%#x" [TB_BrdRdMii 0 $PHY 0x1d]]
# check bits 14 and 15 are "1"
if { [expr 0xc000 & $ReadVal] == 0xc000 } {
Log [ format "Read $ReadVal from Register 1D(H) as expected" ]
Log " "
} else {
Error [ format "# ERROR in reading Register 1D(H)" ]
set returnVal FAIL
return returnVal
}
Log [format "The Phy#%d" $PHY]
for each mode {MDI MDIX} {
Log " "
Log "= The current mode is $mode "
if {"$mode" == "MDI"} {
TB_BrdWrMii 0 $PHY 0x1c 0
} else {
TB_BrdWrMii 0 $PHY 0x1c 0x0040
}
for {set j 1} {$j <= 5} {incr j } {
TakeData
}
}
# end of InitHWI procedure
}
proc TakeData {} {
global PHY
# set bit 13 & 15 - "1"
sleep 1
TB_BrdWrMiM 0 $PHY 0x1d 0xa000 0xa000
sleep 1
set res [format "%#x" [TB_BrdRdMii 0 $PHY 0x1d]]
set type [format "%#x" [expr $res & 0x0f00]]
set distn [format "%d" [expr $res & 0x00ff]]
switch -exact $type {
0x200 {set type "High Impedance" ; set dist [expr 0.915*${distn}*8/9.4]}
0x400 {set type "Low Impedance" ; set dist [expr 0.895*${distn}*8/9.4]}
default {set type "100 ohm" ; set dist [expr 0.895*${distn}*8/9.4]}
}
Log [format "The HWI data is %#x; %s %5.2f m" $res $type $dist]
# set bit 13 - "0"
TB_BrdWrMiM 0 $PHY 0x1d 0x0000 0x2000
}
Application Note
13
LXT9784 Octal 10/100 Transceiver Hardware Integrity Function Overview
proc HWIMain {} {
set returnVal PASS
# Catch all errors and close down gracefully.
if { [ catch { set returnVal [ Init ] } errorMsg ] } {
Error $errorMsg
}
TB_Close
return $returnVal
}
RegisterTest "Check HWI" HWIMain
14
Application Note
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明