ISL6312A [INTERSIL]
Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10, VR11, and AMD Applications; 四相降压PWM控制器,用于Intel VR10 , VR11 , AMD和应用集成MOSFET驱动器型号: | ISL6312A |
厂家: | Intersil |
描述: | Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10, VR11, and AMD Applications |
文件: | 总35页 (文件大小:728K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
ISL6312A
®
Data Sheet
February 15, 2007
FN9290.2
Four-Phase Buck PWM Controller with
Integrated MOSFET Drivers for Intel VR10,
VR11, and AMD Applications
Features
• Integrated Multiphase Power Conversion
- 2-Phase or 3-Phase Operation with Internal Drivers
- 4-Phase Operation with External PWM Driver Signal
The ISL6312A four-phase PWM control IC provides a
precision voltage regulation system for advanced
microprocessors. The integration of power MOSFET drivers
into the controller IC marks a departure from the separate
PWM controller and driver configuration of previous
multiphase product families. By reducing the number of
external parts, this integration is optimized for a cost and
space saving power management solution.
• Precision Core Voltage Regulation
- Differential Remote Voltage Sensing
- ±0.5% System Accuracy Over Temperature
- Adjustable Reference-Voltage Offset
• Optimal Transient Response
- Active Pulse Positioning (APP) Modulation
- Adaptive Phase Alignment (APA)
One outstanding feature of this controller IC is its
multi-processor compatibility, allowing it to work with both
Intel and AMD microprocessors. Included are programmable
VID codes for Intel VR10, VR11, as well as AMD DAC
tables. A unity gain, differential amplifier is provided for
remote voltage sensing, compensating for any potential
difference between remote and local grounds. The output
voltage can also be positively or negatively offset through
the use of a single external resistor.
• Fully Differential, Continuous DCR Current Sensing
- Accurate Load Line Programming
- Precision Channel Current Balancing
• User Selectable Adaptive Dead Time Scheme
- PHASE Detect or LGATE Detect for Application
Flexibility
• Variable Gate Drive Bias: 5V to 12V
• Multi-Processor Compatible
The ISL6312A also includes advanced control loop features
for optimal transient response to load apply and removal.
One of these features is highly accurate, fully differential,
continuous DCR current sensing for load line programming
and channel current balance. Active Pulse Positioning (APP)
modulation is another unique feature, allowing for quicker
initial response to high di/dt load transients.
- Intel VR10 and VR11 Modes of Operation
- AMD Mode of Operation
• Microprocessor Voltage Identification Inputs
- 8-bit DAC
- Selectable between Intel’s Extended VR10, VR11, AMD
5-bit, and AMD 6-bit DAC Tables
- Dynamic VID Technology
This controller also allows the user the flexibility to choose
between PHASE detect or LGATE detect adaptive dead time
schemes. This ability allows the ISL6312A to be used in a
multitude of applications where either scheme is required.
• Overcurrent Protection
• Load Current Indicator
• Multi-Tiered Overvoltage Protection
• Digital Soft-Start
Protection features of this controller IC include a set of
sophisticated overvoltage, undervoltage, and overcurrent
protection. Furthermore, the ISL6312A includes protection
against an open circuit on the remote sensing inputs.
Combined, these features provide advanced protection for
the microprocessor and power system.
• Selectable Operation Frequency up to 1.5MHz Per Phase
• Pb-Free Plus Anneal Available (RoHS Compliant)
Ordering Information
PART NUMBER
(Note)
PART
MARKING
TEMP.
(°C)
PACKAGE
(Pb-Free)
PKG.
DWG. #
ISL6312ACRZ* ISL6312 ACRZ 0 to +70 48 Ld 7x7 QFN L48.7x7
ISL6312AIRZ* ISL6312 AIRZ -40 to +85 48 Ld 7x7 QFN L48.7x7
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100% matte
tin plate termination finish, which are RoHS compliant and compatible
with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
*Add “-T” suffix for tape and reel.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2006, 2007. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL6312A
Pinout
ISL6312A
(48 LD QFN)
TOP VIEW
48 47 46 45 44 43 42 41 40 39 38 37
VID4
VID3
1
2
3
4
5
6
7
8
9
36 EN
35 ISEN1+
34 ISEN1-
33 PHASE1
32 UGATE1
VID2
VID1
VID0
VRSEL
DRSEL
OVPSEL
SS
49
GND
BOOT1
31
30
29
28
LGATE1
PVCC1_2
LGATE2
VCC 10
REF
OFS 12
27 BOOT2
UGATE2
11
26
25 PHASE2
13 14 15 16 17 18 19 20 21 22 23 24
ISL6312A Integrated Driver Block Diagram
PVCC
BOOT
DRSEL
UGATE
PHASE
20kΩ
PWM
SHOOT-
GATE
CONTROL
LOGIC
THROUGH
PROTECTION
SOFT-START
AND
10kΩ
FAULT LOGIC
LGATE
FN9290.2
February 15, 2007
2
ISL6312A
Block Diagram
EN
PGOOD SS
OPEN SENSE
LINE PREVENTION
0.85V
VSEN
RGND
x1
VCC
POWER-ON
RESET
PVCC1_2
VDIFF
SOFT-START
AND
UNDERVOLTAGE
DETECTION
LOGIC
FAULT LOGIC
BOOT1
UGATE1
MOSFET
DRIVER
OVERVOLTAGE
DETECTION
LOGIC
PHASE1
LGATE1
0.2V
OVPSEL
LOAD APPLY
TRANSIENT
ENHANCEMENT
DRSEL
FS
CLOCK AND
MODULATOR
WAVEFORM
GENERATOR
MODE / DAC
SELECT
VRSEL
VID7
BOOT2
UGATE2
PWM1
PWM2
PWM3
PWM4
MOSFET
DRIVER
PHASE2
LGATE2
∑
VID6
VID5
VID4
OC
DYNAMIC
VID
D/A
∑
∑
∑
VID3
VID2
VID1
VID0
I_TRIP
PH4 POR/
DETECT
EN_PH4
PVCC3
CHANNEL
DETECT
REF
FB
E/A
BOOT3
COMP
OFS
UGATE3
MOSFET
DRIVER
OFFSET
PHASE3
LGATE3
I_AVG
CHANNEL
CURRENT
BALANCE
1
N
I_AVG
x1
IOUT
∑
OCP
PWM4
SIGNAL
LOGIC
PWM4
V
OCP
CH1
CURRENT
SENSE
CH2
CURRENT
SENSE
CH3
CURRENT
SENSE
CH4
CURRENT
SENSE
GND
ISEN1- ISEN1+ ISEN2- ISEN2+ ISEN3- ISEN3+ ISEN4- ISEN4+
FN9290.2
February 15, 2007
3
ISL6312A
Typical Application - ISL6312A (4-Phase)
+12V
VDIFF
FB
COMP
VSEN
RGND
BOOT1
UGATE1
+5V
PHASE1
LGATE1
VCC
OFS
ISEN1-
ISEN1+
FS
+12V
REF
PVCC1_2
BOOT2
SS
UGATE2
PHASE2
LGATE2
OVPSEL
LOAD
ISEN2-
ISEN2+
ISL6312A
VID7
VID6
VID5
VID4
VID3
VID2
VID1
VID0
+12V
PVCC3
BOOT3
UGATE3
VRSEL
PHASE3
LGATE3
PGOOD
+12V
ISEN3-
ISEN3+
EN
+12V
+12V
IOUT
BOOT
VCC UGATE
EN_PH4
PWM4
PVCC
PHASE
DRSEL
GND
ISL6612
LGATE
PWM
GND
ISEN4-
ISEN4+
FN9290.2
February 15, 2007
4
ISL6312A
Typical Application - ISL6312A with NTC Thermal Compensation (4-Phase)
+12V
FB
VDIFF
COMP
VSEN
RGND
BOOT1
PLACE IN
CLOSE
PROXIMITY
NTC
UGATE1
+5V
PHASE1
LGATE1
VCC
OFS
ISEN1-
ISEN1+
FS
+12V
REF
PVCC1_2
BOOT2
SS
UGATE2
PHASE2
LGATE2
OVPSEL
LOAD
ISEN2-
ISEN2+
VID7
VID6
VID5
VID4
VID3
VID2
VID1
VID0
ISL6312A
+12V
PVCC3
BOOT3
VRSEL
UGATE3
PGOOD
PHASE3
LGATE3
+12V
ISEN3-
ISEN3+
EN
+12V
+12V
IOUT
BOOT
VCC UGATE
EN_PH4
PWM4
PVCC
PHASE
DRSEL
GND
ISL6612
LGATE
PWM
GND
ISEN4-
ISEN4+
FN9290.2
February 15, 2007
5
ISL6312A
Absolute Maximum Ratings
Thermal Information
Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.3V to +6V
Supply Voltage, PVCC. . . . . . . . . . . . . . . . . . . . . . . . .-0.3V to +15V
Thermal Resistance
θ
(°C/W)
+32
θ
(°C/W)
JA
JC
+3.5
QFN Package (Notes 1, 2) . . . . . . . . . .
BOOT Voltage, V
. . . . . . . . . . . . . .GND - 0.3V to GND + 36V
BOOT
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +150°C
Maximum Storage Temperature Range. . . . . . . . . .-65°C to +150°C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . +300°C
BOOT to PHASE Voltage, V
BOOT-PHASE
. . . . . . -0.3V to 15V (DC)
-0.3V to 16V (<10ns, 10µJ)
PHASE Voltage, V
. . . . . . . GND - 0.3V to 15V (PVCC = 12)
PHASE
GND - 8V (<400ns, 20µJ) to 24V (<200ns, V
= 12V)
+ 0.3V
+ 0.3V
BOOT-PHASE
UGATE Voltage, V
. . . . . . . . V
- 0.3V to V
UGATE
PHASE
BOOT
BOOT
V
- 3.5V (<100ns Pulse Width, 2µJ) to V
PHASE
LGATE Voltage, V
. . . . . . . . . . . GND - 0.3V to PVCC + 0.3V
LGATE
GND - 5V (<100ns Pulse Width, 2µJ) to PVCC+ 0.3V
Input, Output, or I/O Voltage . . . . . . . . . GND - 0.3V to VCC + 0.3V
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . Class I JEDEC STD
Recommended Operating Conditions
VCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5V ±5%
PVCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . .+5V to 12V ±5%
Ambient Temperature (ISL6312ACRZ) . . . . . . . . . . . . 0°C to +70°C
Ambient Temperature (ISL6312AIRZ) . . . . . . . . . . . .-40°C to +85°C
CAUTION: Stress above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational section of this specification is not implied.
NOTES:
1. θ is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
JA
Tech Brief TB379.
2. For θ , the “case temp” location is the center of the exposed metal pad on the package underside.
JC
3. Parameter magnitude guaranteed by design. Not 100% tested.
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Specified.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNITS
BIAS SUPPLIES
Input Bias Supply Current
I
I
I
; ENLL = high
VCC
15
2
20
25
6
mA
mA
mA
V
Gate Drive Bias Current - PVCC1_2 Pin
Gate Drive Bias Current - PVCC3 Pin
VCC POR (Power-On Reset) Threshold
; ENLL = high
4.3
PVCC1_2
; ENLL = high
1
2.1
3
PVCC3
VCC rising
VCC falling
PVCC rising
PVCC falling
4.25
3.75
4.25
3.60
4.38
3.88
4.38
3.88
4.50
4.00
4.50
4.00
V
PVCC POR (Power-On Reset) Threshold
V
V
PWM MODULATOR
Oscillator Frequency Accuracy, F
R
= 100kΩ (± 0.1%)
225
0.08
-
250
-
275
1.0
-
kHz
MHz
V
SW
T
Adjustment Range of Switching Frequency
(Note 3)
(Note 3)
Oscillator Ramp Amplitude, V
CONTROL THRESHOLDS
ENLL Rising Threshold
ENLL Hysteresis
1.50
PP
-
-
0.85
110
-
-
V
mV
V
EN_PH4 Rising Threshold
EN_PH4 Falling Threshold
COMP Shutdown Threshold
1.160
1.00
0.1
1.210
1.06
0.2
1.250
1.10
0.3
V
COMP falling
V
FN9290.2
February 15, 2007
6
ISL6312A
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Specified. (Continued)
PARAMETER
REFERENCE AND DAC
TEST CONDITIONS
MIN
TYP
MAX UNITS
System Accuracy (1.000V to 1.600V)
System Accuracy (0.600V to 1.000V)
System Accuracy (0.375V - 0.600V)
DAC Input Low Voltage (VR10, VR11)
DAC Input High Voltage (VR10, VR11)
DAC Input Low Voltage (AMD)
DAC Input High Voltage (AMD)
PIN-ADJUSTABLE OFFSET
OFS Sink Current Accuracy (Negative Offset)
OFS Source Current Accuracy (Positive Offset)
ERROR AMPLIFIER
-0.5
-1.0
-2.0
-
-
-
-
-
-
-
-
0.5
1.0
2.0
0.4
-
%
%
%
V
0.8
-
V
0.6
-
V
1.0
V
R
R
= 10kΩ from OFS to GND
= 30kΩ from OFS to VCC
37.0
50.5
40.0
53.5
43.0
56.5
μA
μA
OFS
OFS
DC Gain
R
C
C
= 10k to ground, (Note 3)
-
96
20
-
dB
MHz
V/μs
V
L
L
L
Gain-Bandwidth Product
= 100pF, R = 10k to ground, (Note 3)
L
-
-
-
Slew Rate
= 100pF, load = ±400µA, (Note 3)
-
3.90
-
8
Maximum Output Voltage
Load = 1mA
Load = -1mA
4.20
1.30
-
Minimum Output Voltage
1.5
V
SOFT-START RAMP
Soft-Start Ramp Rate
VR10/VR11, R = 100kΩ
-
-
1.563
2.063
-
-
-
mV/µs
mV/µs
mV/µs
S
AMD
Adjustment Range of Soft-Start Ramp Rate (Note 3)
PWM OUTPUT
0.625
6.25
PWM Output Voltage LOW Threshold
PWM Output Voltage HIGH Threshold
CURRENT SENSING
Iload = ±500μA
Iload = ±500μA
-
-
-
0.5
-
V
V
4.5
Current Sense Resistance, R
Sensed Current Tolerance
T = +25°C
297
76
300
80
303
84
Ω
ISEN
ISEN1+ = ISEN2+ = ISEN3+ = ISEN4+ = 80μA
μA
OVERCURRENT PROTECTION
Overcurrent Trip Level - Average Channel
Normal operation
110
143
125
163
177
238
140
183
μA
μA
μA
μA
Dynamic VID change
Normal operation
Overcurrent Trip Level - Individual Channel
150
204
Dynamic VID change (Note 3)
209.4
266.6
PROTECTION
Undervoltage Threshold
Undervoltage Hysteresis
Overvoltage Threshold During Soft-Start
VSEN falling
55
-
60
10
65
-
%VID
VSEN rising
%VID
VR10/VR11
1.24
2.13
1.28
2.20
1.32
2.27
V
V
V
AMD
Overvoltage Threshold (Default)
VR10/VR11, OVPSEL tied to ground, VSEN rising
VDAC+ VDAC + VDAC+
150mV 175mV 200mV
AMD, OVPSEL tied to ground, VSEN rising
VDAC+ VDAC + VDAC+
225mV 250mV 275mV
V
FN9290.2
February 15, 2007
7
ISL6312A
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Specified. (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNITS
Overvoltage Threshold (Alternate)
OVPSEL tied to +5V, VSEN rising
VDAC+ VDAC + VDAC+
V
325mV
-
350mV
100
375mV
-
Overvoltage Hysteresis
VSEN falling
mV
SWITCHING TIME (Note 3)
UGATE Rise Time
t
t
t
t
t
t
V
= 12V, 3nF load, 10% to 90%
= 12V, 3nF load, 10% to 90%
= 12V, 3nF load, 90% to 10%
= 12V, 3nF load, 90% to 10%
-
-
-
-
-
-
26
18
18
12
10
10
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
RUGATE; PVCC
LGATE Rise Time
V
RLGATE; PVCC
UGATE Fall Time
V
FUGATE; PVCC
LGATE Fall Time
V
FLGATE; PVCC
UGATE Turn-On Non-Overlap
LGATE Turn-On Non-Overlap
GATE DRIVE RESISTANCE (Note 3)
Upper Drive Source Resistance
Upper Drive Sink Resistance
Lower Drive Source Resistance
Lower Drive Sink Resistance
OVER TEMPERATURE SHUTDOWN (Note 3)
Thermal Shutdown Setpoint
Thermal Recovery Setpoint
; V
= 12V, 3nF load, adaptive
= 12V, 3nF load, adaptive
PDHUGATE PVCC
; V
PDHLGATE PVCC
V
V
V
V
= 12V, 15mA source current
1.25
0.9
2.0
3.0
3.0
Ω
Ω
Ω
Ω
PVCC
PVCC
PVCC
PVCC
= 12V, 15mA sink current
= 12V, 15mA source current
= 12V, 15mA sink current
1.65
1.25
0.80
0.85
0.60
2.2
1.35
-
-
160
100
-
-
°C
°C
Timing Diagram
t
PDHUGATE
t
t
RUGATE
FUGATE
UGATE
LGATE
t
t
FLGATE
RLGATE
t
PDHLGATE
FN9290.2
February 15, 2007
8
ISL6312A
VDIFF
Functional Pin Description
VDIFF is the output of the differential remote-sense amplifier.
The voltage on this pin is equal to the difference between
VSEN and RGND.
VCC
VCC is the bias supply for the ICs small-signal circuitry.
Connect this pin to a +5V supply and decouple using a
quality 0.1μF ceramic capacitor.
FB and COMP
These pins are the internal error amplifier inverting input and
output respectively. FB, VDIFF, and COMP are tied together
through external R-C networks to compensate the regulator.
PVCC1_2 and PVCC3
These pins are the power supply pins for the corresponding
channel MOSFET drive, and can be connected to any
voltage from +5V to +12V depending on the desired
MOSFET gate-drive level. Decouple these pins with a quality
1.0μF ceramic capacitor.
IOUT
The IOUT pin is the average channel-current sense output.
Connecting this pin through a resistor to ground allows the
controller to set the overcurrent protection trip level. This pin
pin can also be used as a load current indicator to monitor
what the output load current is.
Leaving PVCC3 unconnected or grounded programs the
controller for 2-phase operation.
GND
REF
GND is the bias and reference ground for the IC.
The REF input pin is the positive input of the error amplifier. It is
internally connected to the DAC output through a 1kΩ resistor.
A capacitor is used between the REF pin and ground to smooth
the voltage transition during Dynamic VID operations.
EN
This pin is a threshold-sensitive (approximately 0.85V) enable
input for the controller. Held low, this pin disables controller
operation. Pulled high, the pin enables the controller for
operation.
OFS
The OFS pin provides a means to program a DC current for
generating an offset voltage across the resistor between FB
and VDIFF. The offset current is generated via an external
resistor and precision internal voltage references. The polarity
of the offset is selected by connecting the resistor to GND or
VCC. For no offset, the OFS pin should be left unconnected.
FS
A resistor, placed from FS to ground, sets the switching
frequency of the controller.
VID0, VID1, VID2, VID3, VID4, VID5, VID6, and VID7
These are the inputs for the internal DAC that provides the
reference voltage for output regulation. These pins respond to
TTL logic thresholds. These pins are internally pulled high, to
approximately 1.2V, by 40μA internal current sources for Intel
modes of operation, and pulled low by 20μA internal current
sources for AMD modes of operation. The internal pull-up
current decreases to 0 as the VID voltage approaches the
internal pull-up voltage. All VID pins are compatible with
external pull-up voltages not exceeding the IC’s bias voltage
(VCC).
ISEN1-, ISEN1+, ISEN2-, ISEN2+, ISEN3-, ISEN3+,
ISEN4-, and ISEN4+
These pins are used for differentially sensing the corresponding
channel output currents. The sensed currents are used for
channel balancing, protection, and load line regulation.
Connect ISEN1-, ISEN2-, ISEN3-, and ISEN4- to the node
between the RC sense elements surrounding the inductor of
their respective channel. Tie the ISEN+ pins to the VCORE
side of their corresponding channel’s sense capacitor.
VRSEL
UGATE1, UGATE2, and UGATE3
The state of this pin selects which of the available DAC tables
will be used to decode the VID inputs and puts the controller
into the corresponding mode of operation. For VR10 mode of
operation VRSEL should be less then 0.6V. The VR11 mode of
operation can be selected by setting VRSEL between 0.6V and
3.0V, and AMD compliance is selected if this pin is between
3.0V and VCC.
Connect these pins to the corresponding upper MOSFET
gates. These pins are used to control the upper MOSFETs
and are monitored for shoot-through prevention purposes.
BOOT1, BOOT2, and BOOT3
These pins provide the bias voltage for the corresponding
upper MOSFET drives. Connect these pins to appropriately-
chosen external bootstrap capacitors. Internal bootstrap
diodes connected to the PVCC pins provide the necessary
bootstrap charge.
VSEN and RGND
VSEN and RGND are inputs to the precision differential
remote-sense amplifier and should be connected to the sense
pins of the remote load.
PHASE1, PHASE2, and PHASE3
Connect these pins to the sources of the corresponding
upper MOSFETs. These pins are the return path for the
upper MOSFET drives.
FN9290.2
February 15, 2007
9
ISL6312A
controller helps simplify implementation by integrating vital
LGATE1, LGATE2, and LGATE3
functions and requiring minimal external components. The
block diagram on page 3 provides a top level view of
multiphase power conversion using the ISL6312A controller.
These pins are used to control the lower MOSFETs. Connect
these pins to the corresponding lower MOSFETs’ gates.
PWM4
Pulse-width modulation output. Connect this pin to the PWM
input pin of an Intersil driver IC if 4-phase operation is
desired.
IL1 + IL2 + IL3, 7A/DIV
IL3, 7A/DIV
EN_PH4
This pin has two functions. First, a resistor divider connected
to this pin will provide a POR power up synch between the
on-chip and external driver. The resistor divider should be
designed so that when the POR-trip point of the external
driver is reached the voltage on this pin should be 1.21V.
PWM3, 5V/DIV
IL2, 7A/DIV
PWM2, 5V/DIV
IL1, 7A/DIV
The second function of this pin is disabling PWM4 for
3-phase operation. This can be accomplished by connecting
this pin to a +5V supply.
PWM1, 5V/DIV
1μs/DIV
SS
FIGURE 1. PWM AND INDUCTOR-CURRENT WAVEFORMS
FOR 3-PHASE CONVERTER
A resistor, placed from SS to ground, will set the soft-start
ramp slope for the Intel DAC modes of operation. Refer to
Equations 18 and 19 for proper resistor calculation.
Interleaving
The switching of each channel in a multiphase converter is
timed to be symmetrically out of phase with each of the other
channels. In a 3-phase converter, each channel switches 1/3
cycle after the previous channel and 1/3 cycle before the
following channel. As a result, the three-phase converter has
a combined ripple frequency three times greater than the
ripple frequency of any one phase. In addition, the peak-to-
peak amplitude of the combined inductor currents is reduced
in proportion to the number of phases (Equations 1 and 2).
Increased ripple frequency and lower ripple amplitude mean
that the designer can use less per-channel inductance and
lower total output capacitance for any performance
specification.
For AMD modes of operation, the soft-start ramp frequency
is preset, so this pin can be left unconnected.
OVPSEL
This pin selects the OVP trip point during normal operation.
Leaving it unconnected or tieing it to ground selects the
default setting of VDAC+175mV for Intel Modes of operation
and VDAC+250mV for AMD modes of operation. Connecting
this pin to VCC will select an OVP trip setting of VID+350mV
for all modes of operation.
DRSEL
This pin selects the adaptive dead time scheme the internal
drivers will use. If driving MOSFETs, tie this pin to ground to
select the PHASE detect scheme or to a +5V supply through
a 50kΩ resistor to select the LGATE detect scheme.
Figure 1 illustrates the multiplicative effect on output ripple
frequency. The three channel currents (IL1, IL2, and IL3)
combine to form the AC ripple current and the DC load
current. The ripple component has three times the ripple
frequency of each individual channel current. Each PWM
pulse is terminated 1/3 of a cycle after the PWM pulse of the
previous phase. The peak-to-peak current for each phase is
about 7A, and the DC components of the inductor currents
combine to feed the load.
PGOOD
During normal operation PGOOD indicates whether the
output voltage is within specified overvoltage and
undervoltage limits. If the output voltage exceeds these limits
or a reset event occurs (such as an overcurrent event),
PGOOD is pulled low. PGOOD is always low prior to the end
of soft-start.
To understand the reduction of ripple current amplitude in the
multiphase circuit, examine the equation representing an
individual channel peak-to-peak inductor current.
Operation
(V – V
) ⋅ V
OUT
Multiphase Power Conversion
IN
OUT
(EQ. 1)
I
= ---------------------------------------------------------
PP
L ⋅ f ⋅ V
Microprocessor load current profiles have changed to the
point that using single-phase regulators is no longer a viable
solution. Designing a regulator that is cost-effective,
thermally sound, and efficient has become a challenge that
only multiphase converters can accomplish. The ISL6312A
S
IN
In Equation 1, V and V
IN
voltages respectively, L is the single-channel inductor value,
are the input and output
OUT
and f is the switching frequency.
S
FN9290.2
February 15, 2007
10
ISL6312A
The output capacitors conduct the ripple component of the
inductor current. In the case of multiphase converters, the
capacitor current is the sum of the ripple currents from each
of the individual channels. Compare Equation 1 to the
expression for the peak-to-peak current after the summation
of N symmetrically phase-shifted inductor currents in
Equation 2. Peak-to-peak ripple current decreases by an
amount proportional to the number of channels. Output
voltage ripple is a function of capacitance, capacitor
equivalent series resistance (ESR), and inductor ripple
current. Reducing the inductor ripple current allows the
designer to use fewer or less costly output capacitors.
frequency set by the resistor between the FS pin and
ground. The advantage of Intersil’s proprietary Active Pulse
Positioning (APP) modulator is that the PWM signal has the
ability to turn on at any point during this PWM time interval,
and turn off immediately after the PWM signal has
transitioned high. This is important because is allows the
controller to quickly respond to output voltage drops
associated with current load spikes, while avoiding the ring
back affects associated with other modulation schemes.
The PWM output state is driven by the position of the error
amplifier output signal, V
, minus the current correction
COMP
signal relative to the proprietary modulator ramp waveform
as illustrated in Figure 3. At the beginning of each PWM time
(V – N ⋅ V
) ⋅ V
OUT
IN
OUT
(EQ. 2)
I
= -------------------------------------------------------------------
C, PP
L ⋅ f ⋅ V
S
IN
interval, this modified V
signal is compared to the
COMP
Another benefit of interleaving is to reduce input ripple
current. Input capacitance is determined in part by the
maximum input ripple current. Multiphase topologies can
improve overall system cost and size by lowering input ripple
current and allowing the designer to reduce the cost of input
capacitance. The example in Figure 2 illustrates input
currents from a three-phase converter combining to reduce
the total input ripple current.
internal modulator waveform. As long as the modified
voltage is lower then the modulator waveform
voltage, the PWM signal is commanded low. The internal
MOSFET driver detects the low state of the PWM signal and
turns off the upper MOSFET and turns on the lower
V
COMP
synchronous MOSFET. When the modified V
voltage
COMP
crosses the modulator ramp, the PWM output transitions
high, turning off the synchronous MOSFET and turning on
the upper MOSFET. The PWM signal will remain high until
The converter depicted in Figure 2 delivers 1.5V to a 36A load
from a 12V input. The RMS input capacitor current is 5.9A.
Compare this to a single-phase converter also stepping down
12V to 1.5V at 36A. The single-phase converter has 11.9A
RMS input capacitor current. The single-phase converter
must use an input capacitor bank with twice the RMS current
capacity as the equivalent three-phase converter.
the modified V
voltage crosses the modulator ramp
COMP
again. When this occurs the PWM signal will transition low
again.
During each PWM time interval the PWM signal can only
transition high once. Once PWM transitions high it can not
transition high again until the beginning of the next PWM
time interval. This prevents the occurrence of double PWM
pulses occurring during a single period.
INPUT-CAPACITOR CURRENT, 10A/DIV
To further improve the transient response, ISL6312A also
implements Intersil’s proprietary Adaptive Phase Alignment
(APA) technique, which turns on all phases together under
transient events with large step current. With both APP and
APA control, ISL6312A can achieve excellent transient
performance and reduce the demand on the output
capacitors.
CHANNEL 3
INPUT CURRENT
10A/DIV
CHANNEL 2
INPUT CURRENT
10A/DIV
Channel-Current Balance
CHANNEL 1
INPUT CURRENT
10A/DIV
One important benefit of multiphase operation is the thermal
advantage gained by distributing the dissipated heat over
multiple devices and greater area. By doing this the designer
avoids the complexity of driving parallel MOSFETs and the
expense of using expensive heat sinks and exotic magnetic
materials.
1μs/DIV
FIGURE 2. CHANNEL INPUT CURRENTS AND INPUT-
CAPACITOR RMS CURRENT FOR 3-PHASE
CONVERTER
Active Pulse Positioning (APP) Modulated PWM
Operation
In order to realize the thermal advantage, it is important that
each channel in a multiphase converter be controlled to
carry equal amounts of current at any load level. To achieve
this, the currents through each channel must be sampled
The ISL6312A uses a proprietary Active Pulse Positioning
(APP) modulation scheme to control the internal PWM
signals that command each channel’s driver to turn their
upper and lower MOSFETs on and off. The time interval in
which a PWM signal can occur is generated by an internal
clock, whose cycle time is the inverse of the switching
every switching cycle. The sampled currents, I , from each
n
active channel are summed together and divided by the
number of active channels. The resulting cycle average
current, I
, provides a measure of the total load-current
AVG
FN9290.2
February 15, 2007
11
ISL6312A
demand on the converter during each switching cycle.
Channel-current balance is achieved by comparing the
sampled current of each channel to the cycle average
current, and making the proper adjustment to each channel
pulse width based on the error. Intersil’s patented current-
balance method is illustrated in Figure 3, with error
correction for channel 1 represented. In the figure, the cycle
The ISL6312A supports inductor DCR current sensing to
continuously sense each channel’s current for
channel-current balance. The internal circuitry, shown in
Figure 5 represents channel n of an N-channel converter.
This circuitry is repeated for each channel in the converter,
but may not be active depending on how many channels are
operating.
average current, I
sample, I , to create an error signal I
1
, is compared with the channel 1
AVG
V
IN
I
.
L
ER
UGATE(n)
LGATE(n)
L
DCR
V
OUT
MOSFET
DRIVER
+
PWM1
V
COMP
TO GATE
CONTROL
LOGIC
+
-
INDUCTOR
C
OUT
MODULATOR
RAMP
-
-
V (s)
L
WAVEFORM
-
V (s)
C
FILTER f(s)
I
R
1
C
1
4
3
2
I
ER
+
I
AVG
Σ
÷ N
I
R
2*
-
ISL6312A INTERNAL CIRCUIT
I
I
1
I
n
NOTE: Channel 3 and 4 are optional.
SAMPLE
FIGURE 3. CHANNEL-1 PWM FUNCTION AND CURRENT-
BALANCE ADJUSTMENT
+
-
ISEN-(n)
ISEN+(n)
-
V (s)
C
The filtered error signal modifies the pulse width
R
ISEN
commanded by V
to correct any unbalance and force
COMP
toward zero. The same method for error signal
*R is OPTIONAL
2
I
I
SEN
ER
correction is applied to each active channel.
FIGURE 5. INDUCTOR DCR CURRENT SENSING
CONFIGURATION
Inductor windings have a characteristic distributed
resistance or DCR (Direct Current Resistance). For
simplicity, the inductor DCR is considered as a separate
lumped quantity, as shown in Figure 5. The channel current
PWM
SWITCHING PERIOD
I , flowing through the inductor, passes through the DCR.
Equation 3 shows the s-domain equivalent voltage, V ,
L
across the inductor.
L
I
L
(EQ. 3)
V (s) = I ⋅ (s ⋅ L + DCR)
L
L
I
SEN
A simple R-C network across the inductor (R and C)
1
extracts the DCR voltage, as shown in Figure 5. The voltage
across the sense capacitor, V , can be shown to be
C
proportional to the channel current I , shown in Equation 4.
L
TIME
s ⋅ L
⎛
⎝
⎞
-------------
+ 1
FIGURE 4. CONTINUOUS CURRENT SAMPLING
⎠
DCR
(EQ. 4)
-------------------------------------
V
(s) =
⋅ DCR ⋅ I
C
L
(s ⋅ R ⋅ C + 1)
1
Continuous Current Sampling
In order to realize proper current-balance, the currents in
each channel are sensed continuously every switching
cycle. During this time the current-sense amplifier uses the
ISEN inputs to reproduce a signal proportional to the
In some cases it may be necessary to use a resistor divider
R-C network to sense the current through the inductor. This
can be accomplished by placing a second resistor, R ,
2
across the sense capacitor. In these cases the voltage
inductor current, I . This sensed current, I
, is simply a
SEN
across the sense capacitor, V , becomes proportional to the
L
C
scaled version of the inductor current.
channel current I , and the resistor divider ratio, K.
L
FN9290.2
February 15, 2007
12
ISL6312A
TABLE 2. VR10 (EXTENDED) VOLTAGE IDENTIFICATION
CODES
s ⋅ L
⎛
⎝
⎞
(EQ. 5)
-------------
+ 1
⎠
DCR
VID4 VID3 VID2 VID1 VID0 VID5 VID6
VDAC
-------------------------------------------------------
V
(s) =
⋅ K ⋅ DCR ⋅ I
C
L
(R ⋅ R )
⎛
⎜
⎝
⎞
1
2
-----------------------
s ⋅
⋅ C + 1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1.60000
1.59375
1.58750
1.58125
1.57500
1.56875
1.56250
1.55625
1.55000
1.54375
1.53750
1.53125
1.52500
1.51875
1.51250
1.50625
1.50000
1.49375
1.48750
1.48125
1.47500
1.46875
1.46250
1.45625
1.45000
1.44375
1.43750
1.43125
1.42500
1.41875
1.41250
1.40625
1.40000
1.39375
1.38750
1.38125
1.37500
1.36875
1.36250
⎟
⎠
R
+ R
2
1
R
2
--------------------
K =
(EQ. 6)
R
+ R
1
2
If the R-C network components are selected such that the
RC time constant matches the inductor L/DCR time
constant, then V is equal to the voltage drop across the
DCR multiplied by the ratio of the resistor divider, K. If a
resistor divider is not being used, the value for K is 1.
C
The capacitor voltage V , is then replicated across the
C
sense resistor R
proportional to the inductor current. Equation 7 shows that
the proportion between the channel current and the sensed
current (I
. The current through R
is
ISEN
ISEN
) is driven by the value of the sense resistor,
SEN
the resistor divider ratio, and the DCR of the inductor.
DCR
-----------------
I
= K ⋅ I
⋅
SEN
L
(EQ. 7)
R
ISEN
Output Voltage Setting
The ISL6312A uses a digital to analog converter (DAC) to
generate a reference voltage based on the logic signals at
the VID pins. The DAC decodes the logic signals into one of
the discrete voltages shown in Tables 2, 3, 4 and 5. In Intel
modes of operation, each VID pin is pulled up to an internal
1.2V voltage by a weak current source (40μA), which
decreases to 0A as the voltage at the VID pin varies from 0
to the internal 1.2V pull-up voltage. In AMD modes of
operation the VID pins are pulled low by a weak 20μA
current source. External pull-up resistors or active-high
output stages can augment the pull-up current sources, up to
a voltage of 5V.
The ISL6312A accommodates four different DAC ranges:
Intel VR10 (Extended), Intel VR11, AMD K8/K9 5-bit, and
AMD 6-bit. The state of the VRSEL and VID7 pins decide
which DAC version is active. Refer to Table 1 for a
description of how to select the desired DAC version.
TABLE 1. ISL6312A DAC SELECT TABLE
DAC VERSION
VR10(Extended)
VR11
VRSEL PIN
VID7 PIN
VRSEL < 0.6V
-
-
0.8V < VRSEL < 3.0V
3.0V < VRSEL < VCC
3.0V < VRSEL < VCC
AMD 5-Bit
low
high
AMD 6-Bit
FN9290.2
February 15, 2007
13
ISL6312A
TABLE 2. VR10 (EXTENDED) VOLTAGE IDENTIFICATION
CODES (Continued)
TABLE 2. VR10 (EXTENDED) VOLTAGE IDENTIFICATION
CODES (Continued)
VID4 VID3 VID2 VID1 VID0 VID5 VID6
VDAC
VID4 VID3 VID2 VID1 VID0 VID5 VID6
VDAC
1.11250
1.10625
1.10000
1.09375
OFF
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1.35625
1.35000
1.34375
1.33750
1.33125
1.32500
1.31875
1.31250
1.30625
1.30000
1.29375
1.28750
1.28125
1.27500
1.26875
1.26250
1.25625
1.25000
1.24375
1.23750
1.23125
1.22500
1.21875
1.21250
1.20625
1.20000
1.19375
1.18750
1.18125
1.17500
1.16875
1.16250
1.15625
1.15000
1.14375
1.13750
1.13125
1.12500
1.11875
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
OFF
OFF
OFF
1.08750
1.08125
1.07500
1.06875
1.06250
1.05625
1.05000
1.04375
1.03750
1.03125
1.02500
1.01875
1.01250
1.00625
1.00000
0.99375
0.98750
0.98125
0.97500
0.96875
0.96250
0.95625
0.95000
0.94375
0.93750
0.93125
0.92500
0.91875
0.91250
0.90625
0.90000
FN9290.2
February 15, 2007
14
ISL6312A
TABLE 2. VR10 (EXTENDED) VOLTAGE IDENTIFICATION
CODES (Continued)
TABLE 3. VR11 VOLTAGE IDENTIFICATION CODES
(Continued)
VID4 VID3 VID2 VID1 VID0 VID5 VID6
VDAC
VID7 VID6 VID5 VID4 VID3 VID2 VID1 VID0 VDAC
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
1
1
1
1
0
0
1
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
0
1
0
1
0
0.89375
0.88750
0.88125
0.87500
0.86875
0.86250
0.85625
0.85000
0.84375
0.83750
0.83125
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1.45625
1.45000
1.44375
1.43750
1.43125
1.42500
1.41875
1.41250
1.40625
1.40000
1.39375
1.38750
1.38125
1.37500
1.36875
1.36250
1.35625
1.35000
1.34375
1.33750
1.33125
1.32500
1.31875
1.31250
1.30625
1.30000
1.29375
1.28750
1.28125
1.27500
1.26875
1.26250
1.25625
1.25000
1.24375
1.23750
1.23125
1.22500
1.21875
TABLE 3. VR11 VOLTAGE IDENTIFICATION CODES
VID7 VID6 VID5 VID4 VID3 VID2 VID1 VID0 VDAC
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
OFF
OFF
1.60000
1.59375
1.58750
1.58125
1.57500
1.56875
1.56250
1.55625
1.55000
1.54375
1.53750
1.53125
1.52500
1.51875
1.51250
1.50625
1.50000
1.49375
1.48750
1.48125
1.47500
1.46875
1.46250
FN9290.2
February 15, 2007
15
ISL6312A
TABLE 3. VR11 VOLTAGE IDENTIFICATION CODES
(Continued)
TABLE 3. VR11 VOLTAGE IDENTIFICATION CODES
(Continued)
VID7 VID6 VID5 VID4 VID3 VID2 VID1 VID0 VDAC
VID7 VID6 VID5 VID4 VID3 VID2 VID1 VID0 VDAC
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1.21250
1.20625
1.20000
1.19375
1.18750
1.18125
1.17500
1.16875
1.16250
1.15625
1.15000
1.14375
1.13750
1.13125
1.12500
1.11875
1.11250
1.10625
1.10000
1.09375
1.08750
1.08125
1.07500
1.06875
1.06250
1.05625
1.05000
1.04375
1.03750
1.03125
1.02500
1.01875
1.01250
1.00625
1.00000
0.99375
0.98750
0.98125
0.97500
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0.96875
0.96250
0.95625
0.95000
0.94375
0.93750
0.93125
0.92500
0.91875
0.91250
0.90625
0.90000
0.89375
0.88750
0.88125
0.87500
0.86875
0.86250
0.85625
0.85000
0.84375
0.83750
0.83125
0.82500
0.81875
0.81250
0.80625
0.80000
0.79375
0.78750
0.78125
0.77500
0.76875
0.76250
0.75625
0.75000
0.74375
0.73750
0.73125
FN9290.2
February 15, 2007
16
ISL6312A
TABLE 3. VR11 VOLTAGE IDENTIFICATION CODES
(Continued)
TABLE 4. AMD 5-BIT VOLTAGE IDENTIFICATION CODES
VID7 VID6 VID5 VID4 VID3 VID2 VID1 VID0 VDAC
VID4
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
VID3
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
VID2
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
VID1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
VID0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
VDAC
Off
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0.72500
0.71875
0.71250
0.70625
0.70000
0.69375
0.68750
0.68125
0.67500
0.66875
0.66250
0.65625
0.65000
0.64375
0.63750
0.63125
0.62500
0.61875
0.61250
0.60625
0.60000
0.59375
0.58750
0.58125
0.57500
0.56875
0.56250
0.55625
0.55000
0.54375
0.53750
0.53125
0.52500
0.51875
0.51250
0.50625
0.50000
OFF
0.800
0.825
0.850
0.875
0.900
0.925
0.950
0.975
1.000
1.025
1.050
1.075
1.100
1.125
1.150
1.175
1.200
1.225
1.250
1.275
1.300
1.325
1.350
1.375
1.400
1.425
1.450
1.475
1.500
1.525
1.550
TABLE 5. AMD 6-BIT VOLTAGE IDENTIFICATION CODES
VID5
VID4
VID3
VID2
VID1
VID0
VDAC
1.5500
1.5250
1.5000
1.4750
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
OFF
FN9290.2
February 15, 2007
17
ISL6312A
TABLE 5. AMD 6-BIT VOLTAGE IDENTIFICATION CODES
(Continued)
TABLE 5. AMD 6-BIT VOLTAGE IDENTIFICATION CODES
(Continued)
VID5
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
VID4
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
VID3
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
VID2
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
VID1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
VID0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
VDAC
1.4500
1.4250
1.4000
1.3750
1.3500
1.3250
1.3000
1.2750
1.2500
1.2250
1.2000
1.1750
1.1500
1.1250
1.1000
1.0750
1.0500
1.0250
1.0000
0.9750
0.9500
0.9250
0.9000
0.8750
0.8500
0.8250
0.8000
0.7750
0.7625
0.7500
0.7375
0.7250
0.7125
0.7000
0.6875
0.6750
0.6625
0.6500
0.6375
VID5
VID4
0
VID3
1
VID2
0
VID1
1
VID0
1
VDAC
0.6250
0.6125
0.6000
0.5875
0.5750
0.5625
0.5500
0.5375
0.5250
0.5125
0.5000
0.4875
0.4750
0.4625
0.4500
0.4375
0.4250
0.4125
0.4000
0.3875
0.3750
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
1
0
0
0
1
1
0
1
0
1
1
1
0
0
1
1
1
1
1
0
0
0
0
1
0
0
0
1
1
0
0
1
0
1
0
0
1
1
1
0
1
0
0
1
0
1
0
1
1
0
1
1
0
1
0
1
1
1
1
1
0
0
0
1
1
0
0
1
1
1
0
1
0
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
1
1
1
1
0
1
1
1
1
1
Voltage Regulation
The integrating compensation network shown in Figure 6
insures that the steady-state error in the output voltage is
limited only to the error in the reference voltage (output of
the DAC) and offset errors in the OFS current source,
remote-sense and error amplifiers. Intersil specifies the
guaranteed tolerance of the ISL6312A to include the
combined tolerances of each of these elements.
The output of the error amplifier, V
, is compared to the
COMP
triangle waveform to generate the PWM signals. The PWM
signals control the timing of the Internal MOSFET drivers
and regulate the converter output so that the voltage at FB is
equal to the voltage at REF. This will regulate the output
voltage to be equal to Equation 8. The internal and external
circuitry that controls voltage regulation is illustrated in
Figure 6.
(EQ. 8)
V
= V
– V
– V
OFS DROOP
OUT
REF
The ISL6312A incorporates an internal differential remote-
sense amplifier in the feedback path. The amplifier removes
the voltage error encountered when measuring the output
voltage relative to the controller ground reference point
FN9290.2
February 15, 2007
18
ISL6312A
resulting in a more accurate means of sensing output
voltage. Connect the microprocessor sense pins to the non-
inverting input, VSEN, and inverting input, RGND, of the
As shown in Figure 6, a current proportional to the average
current of all active channels, I , flows from FB through a
AVG
load-line regulation resistor R . The resulting voltage drop
FB
remote-sense amplifier. The remote-sense output, V
, is
across R is proportional to the output current, effectively
DIFF
FB
connected to the inverting input of the error amplifier through
an external resistor.
creating an output voltage droop with a steady-state value
defined as:
V
= I
⋅ R
AVG FB
(EQ. 9)
DROOP
EXTERNAL CIRCUIT
COMP
ISL6312A INTERNAL CIRCUIT
The regulated output voltage is reduced by the droop voltage
V
. The output voltage as a function of load current is
DROOP
derived by combining Equations 7, 8, and 9.
VID DAC
C
C
REF
I
⎛
⎜
⎝
⎞
⎟
DCR
------------- -----------------
OUT
N
V
= V
– V
–
⋅
⋅ R
FB
(EQ. 10)
is the
OUT
REF
OFS
1k
R
ISEN
⎠
R
C
C
REF
FB
+
In Equation 10, V
programmed offset voltage, I
is the reference voltage, V
OFS
ERROR
AMPLIFIER
REF
is the total output current
-
V
OUT
COMP
of the converter, R
ISEN
connected to the ISEN+ pin, R is the feedback resistor, N
is the internal sense resistor
I
OFS
FB
is the active channel number, and DCR is the Inductor DCR
value.
+
(V
-
R
+ V
)
FB
I
DROOP
OFS
AVG
Therefore the equivalent loadline impedance, i.e. droop
impedance, is equal to:
VDIFF
VSEN
RGND
R
DCR
R
ISEN
FB
------------ -----------------
R
=
⋅
(EQ. 11)
LL
N
V
+
OUT
+
-
Output-Voltage Offset Programming
The ISL6312A allows the designer to accurately adjust the
offset voltage by connecting a resistor, R , from the OFS
V
-
OUT
DIFFERENTIAL
REMOTE-SENSE
AMPLIFIER
OFS
is connected between OFS
pin to VCC or GND. When R
OFS
and VCC, the voltage across it is regulated to 1.6V. This
causes a proportional current (I ) to flow into the FB pin.
FIGURE 6. OUTPUT VOLTAGE AND LOAD-LINE
REGULATION WITH OFFSET ADJUSTMENT
OFS
is connected to ground, the voltage across it is
Load-Line (Droop) Regulation
If R
OFS
regulated to 0.4V, and I
offset current flowing through the resistor between VDIFF
and FB will generate the desired offset voltage which is
flows out of the FB pin. The
Some microprocessor manufacturers require a precisely-
controlled output resistance. This dependence of output
voltage on load current is often termed “droop” or “load line”
regulation. By adding a well controlled output impedance,
the output voltage can effectively be level shifted in a
direction which works to achieve the load-line regulation
required by these manufacturers.
OFS
equal to the product (I
x R ). These functions are
OFS
FB
shown in Figures 7 and 8.
Once the desired output offset voltage has been determined,
use the following formulas to set R
:
OFS
In other cases, the designer may determine that a more
cost-effective solution can be achieved by adding droop.
Droop can help to reduce the output-voltage spike that
results from fast load-current demand changes.
For Negative Offset (connect R
to GND):
OFS
0.4 ⋅ R
FB
(EQ. 12)
(EQ. 13)
--------------------------
R
=
OFS
V
OFFSET
The magnitude of the spike is dictated by the ESR and ESL
of the output capacitors selected. By positioning the no-load
voltage level near the upper specification limit, a larger
negative spike can be sustained without crossing the lower
limit. By adding a well controlled output impedance, the
output voltage under load can effectively be level shifted
down so that a larger positive spike can be sustained without
crossing the upper specification limit.
For Positive Offset (connect R
to VCC):
OFS
1.6 ⋅ R
FB
--------------------------
=
R
OFS
V
OFFSET
FN9290.2
February 15, 2007
19
ISL6312A
INTEL DYNAMIC VID TRANSITIONS
FB
When in Intel VR10 or VR11 mode the ISL6312A checks the
VID inputs on the positive edge of an internal 3MHz clock. If a
new code is established and it remains stable for 3
-
E/A
I
V
OFS
OFS
+
R
FB
consecutive readings (1μs to 1.33μs), the ISL6312A
recognizes the new code and changes the internal DAC
reference directly to the new level. The Intel processor
controls the VID transitions and is responsible for
REF
1:1
CURRENT
MIRROR
VDIFF
incrementing or decrementing one VID step at a time. In VR10
and VR11 settings, the ISL6312A will immediately change the
internal DAC reference to the new requested value as soon as
the request is validated, which means the fastest
recommended rate at which a bit change can occur is once
every 2μs. In cases where the reference step is too large, the
sudden change can trigger overcurrent or overvoltage events.
I
OFS
VCC
-
1.6V
R
OFS
+
In order to ensure the smooth transition of output voltage
during a VR10 or VR11 VID change, a VID step change
smoothing network is required. This network is composed of
an internal 1kΩ resistor between the DAC and the REF pin,
OFS
ISL6312A
VCC
FIGURE 7. POSITIVE OFFSET OUTPUT VOLTAGE
PROGRAMMING
and the external capacitor C
, between the REF pin and
is based on the time duration
REF
ground. The selection of C
REF
for 1 bit VID change and the allowable delay time.
FB
Assuming the microprocessor controls the VID change at 1
+
OFS
-
E/A
bit every T , the relationship between C
and T
is
VID
V
VID
REF
R
I
FB
OFS
given by Equation 14.
REF
C
= 0.001(S) ⋅ T
VID
(EQ. 14)
REF
VDIFF
VCC
As an example, for a VID step change rate of 5μs per bit, the
value of C is 5600pF based on Equation 14.
REF
1:1
CURRENT
MIRROR
I
OFS
AMD DYNAMIC VID TRANSITIONS
When running in AMD 5-bit or 6-bit modes of operation, the
ISL6312A responds differently to a dynamic VID change then
when in Intel VR10 or VR11 mode. In the AMD modes the
ISL6312A still checks the VID inputs on the positive edge of
an internal 3MHz clock. In these modes the VID code can be
changed by more than a 1-bit step at a time. If a new code is
established and it remains stable for 3 consecutive readings
(1μs to 1.33μs), the ISL6312A recognizes the change and
begins slewing the DAC in 6.25mV steps at a stepping
+
-
0.4V
OFS
R
OFS
ISL6312A
GND
GND
frequency of 330kHz until the VID and DAC are equal. Thus,
FIGURE 8. NEGATIVE OFFSET OUTPUT VOLTAGE
PROGRAMMING
the total time required for a VID change, t
, is dependent
DVID
only on the size of the VID change (ΔV ).
VID
Dynamic VID
The time required for a ISL6312A-based converter in AMD 5-bit
DAC configuration to make a 1.1V to 1.5V reference voltage
Modern microprocessors need to make changes to their core
voltage as part of normal operation. They direct the ISL6312A
to do this by making changes to the VID inputs. The ISL6312A
is required to monitor the DAC inputs and respond to on-the-
fly VID changes in a controlled manner, supervising a safe
output voltage transition without discontinuity or disruption.
The DAC mode the ISL6312A is operating in determines how
the controller responds to a dynamic VID change.
change is about 194μs, as calculated using Equation 15.
ΔV
1
VID
0.00625
⎛
⋅
3
⎞
⎠
------------------------- ---------------------
t
=
(EQ. 15)
DVID
⎝
330 × 10
In order to ensure the smooth transition of output voltage
during an AMD VID change, a VID step change smoothing
network is required. This network is composed of an internal
1kΩ resistor between the DAC and the REF pin, and the
external capacitor C
, between the REF pin and ground.
REF
For AMD VID transitions C
REF
should be a 1000pF capacitor.
FN9290.2
February 15, 2007
20
ISL6312A
Once the PHASE is high, the advanced adaptive
User Selectable Adaptive Deadtime Control
Techniques
shoot-through circuitry monitors the PHASE and UGATE
voltages during a PWM falling edge and the subsequent
UGATE turn-off. If either the UGATE falls to less than 1.75V
above the PHASE or the PHASE falls to less than +0.8V, the
LGATE is released to turn on.
The ISL6312A integrated drivers incorporate two different
adaptive deadtime control techniques, which the user can
choose between. Both of these control techniques help to
minimize deadtime, resulting in high efficiency from the
reduced freewheeling time of the lower MOSFET body-diode
conduction, and both help to prevent the upper and lower
MOSFETs from conducting simultaneously. This is
accomplished by ensuring either rising gate turns on its
MOSFET with minimum and sufficient delay after the other
has turned off.
Internal Bootstrap Device
All three integrated drivers feature an internal bootstrap
schottky diode. Simply adding an external capacitor across
the BOOT and PHASE pins completes the bootstrap circuit.
The bootstrap function is also designed to prevent the
bootstrap capacitor from overcharging due to the large
negative swing at the PHASE node. This reduces voltage
stress on the boot to phase pins.
The difference between the two adaptive deadtime control
techniques is the method in which they detect that the lower
MOSFET has transitioned off in order to turn on the upper
MOSFET. The state of the DRSEL pin chooses which of the
two control techniques is active. By tying the DRSEL pin
directly to ground, the PHASE Detect Scheme is chosen,
which monitors the voltage on the PHASE pin to determine if
the lower MOSFET has transitioned off or not. Tying the
DRSEL pin to VCC though a 50kΩ resistor selects the
LGATE Detect Scheme, which monitors the voltage on the
LGATE pin to determine if the lower MOSFET has turned off
or not. For both schemes, the method for determining
whether the upper MOSFET has transitioned off in order to
signal to turn on the lower MOSFET is the same.
1.6
1.4
1.2
1.
0.8
0.6
Q
= 100nC
GATE
0.4
50nC
0.2
0.0
20nC
PHASE DETECT
If the DRSEL pin is tied directly to ground, the PHASE Detect
adaptive deadtime control technique is selected. For the
PHASE detect scheme, during turn-off of the lower MOSFET,
the PHASE voltage is monitored until it reaches a -0.3V/+0.8V
(forward/reverse inductor current). At this time the UGATE is
released to rise. An auto-zero comparator is used to correct the
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
ΔV (V)
BOOT_CAP
FIGURE 9. BOOTSTRAP CAPACITANCE vs BOOT RIPPLE
VOLTAGE
r
drop in the phase voltage preventing false detection of
The bootstrap capacitor must have a maximum voltage
rating above PVCC + 4V and its capacitance value can be
DS(ON)
the -0.3V phase level during r
conduction period. In the
DS(ON)
case of zero current, the UGATE is released after 35ns delay of
the LGATE dropping below 0.5V. When LGATE first begins to
transition low, this quick transition can disturb the PHASE node
and cause a false trip, so there is 20ns of blanking time once
LGATE falls until PHASE is monitored.
chosen from Equation 16: where Q is the amount of gate
G1
charge per upper MOSFET at V
gate-source voltage and
GS1
is the number of control MOSFETs. The ΔV
N
Q1
BOOT_CAP
term is defined as the allowable droop in the rail of the upper
gate drive.
Q
Once the PHASE is high, the advanced adaptive
shoot-through circuitry monitors the PHASE and UGATE
voltages during a PWM falling edge and the subsequent
UGATE turn-off. If either the UGATE falls to less than 1.75V
above the PHASE or the PHASE falls to less than +0.8V, the
LGATE is released to turn-on.
GATE
-------------------------------------
C
Q
≥
BOOT_CAP
ΔV
BOOT_CAP
(EQ. 16)
Q
⋅ PVCC
G1
V
----------------------------------
=
⋅ N
Q1
GATE
GS1
Gate Drive Voltage Versatility
LGATE DETECT
The ISL6312A provides the user flexibility in choosing the
gate drive voltage for efficiency optimization. The controller
ties the upper and lower drive rails together. Simply applying
a voltage from 5V up to 12V on PVCC sets both gate drive
rail voltages simultaneously.
If the DRSEL pin is tied to VCC through a 50kΩ resistor, the
LGATE Detect adaptive deadtime control technique is selected.
For the LGATE detect scheme, during turn-off of the lower
MOSFET, the LGATE voltage is monitored until it reaches
1.75V. At this time the UGATE is released to rise.
FN9290.2
February 15, 2007
21
ISL6312A
In order for the ISL6312A to begin operation, PVCC1 is
the only pin that is required to have a voltage applied that
exceeds POR. However, for 2 or 3-phase operation
PVCC2 and PVCC3 must also exceed the POR
threshold. Hysteresis between the rising and falling
thresholds assure that once enabled, the ISL6312A will
not inadvertently turn off unless the PVCC bias voltage
drops substantially (see Electrical Specifications).
Initialization
Prior to initialization, proper conditions must exist on the EN,
VCC, PVCC and the VID pins. When the conditions are met,
the controller begins soft-start. Once the output voltage is
within the proper window of operation, the controller asserts
PGOOD.
ISL6312A INTERNAL CIRCUIT
EXTERNAL CIRCUIT
VCC
For Intel VR10, VR11 and AMD 6-bit modes of operation
these are the only conditions that must be met for the
controller to immediately begin the soft-start sequence. If
running in AMD 5-bit mode of operation there is one more
condition that must be met:
PVCC1
+12V
POR
CIRCUIT
5. The VID code must not be 11111 in AMD 5-bit mode. This
code signals the controller that no load is present. The
controller will not allow soft-start to begin if this VID code
is present on the VID pins.
ENABLE
COMPARATOR
10.7kΩ
EN
+
-
Once all of these conditions are met the controller will begin
the soft-start sequence and will ramp the output voltage up
to the user designated level.
1.40kΩ
0.85V
Intel Soft-Start
+
-
EN_PH4
The soft-start function allows the converter to bring up the
output voltage in a controlled fashion, resulting in a linear
ramp-up. The soft-start sequence for the Intel modes of
operation is slightly different then the AMD soft-start
sequence.
SOFT-START
AND
FAULT LOGIC
1.21V
FIGURE 10. POWER SEQUENCING USING THRESHOLD-
SENSITIVE ENABLE (EN) FUNCTION
For the Intel VR10 and VR11 modes of operation, the
soft-start sequence if composed of four periods, as shown in
Figure 11. Once the ISL6312A is released from shutdown
and soft-start begins (as described in the Enable and
Disable section), the controller will have fixed delay period
TD1. After this delay period, the VR will begin first soft-start
ramp until the output voltage reaches 1.1V VBOOT voltage.
Then, the controller will regulate the VR voltage at 1.1V for
another fixed period TD3. At the end of TD3 period,
ISL6312A will read the VID signals. If the VID code is valid,
ISL6312A will initiate the second soft-start ramp until the
output voltage reaches the VID voltage plus/minus any offset
or droop voltage.
Enable and Disable
While in shutdown mode, the PWM outputs are held in a
high-impedance state to assure the drivers remain off. The
following input conditions must be met, for both Intel and
AMD modes of operation, before the ISL6312A is released
from shutdown mode to begin the soft-start startup
sequence:
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this
threshold is reached, proper operation of all aspects of
the ISL6312A is guaranteed. Hysteresis between the
rising and falling thresholds assure that once enabled,
the ISL6312A will not inadvertently turn off unless the
bias voltage drops substantially (see Electrical
Specifications).
The soft-start time is the sum of the 4 periods as shown in
Equation 17.
T
= TD1 + TD2 + TD3 + TD4
(EQ. 17)
SS
2. The voltage on EN must be above 0.85V. The EN input
allows for power sequencing between the controller bias
voltage and another voltage rail. The enable comparator
holds the ISL6312A in shutdown until the voltage at EN
rises above 0.85V. The enable comparator has 110mV of
hysteresis to prevent bounce.
3. The voltage on the EN_PH4 pin must be above 1.21V.
The EN_PH4 input allows for power sequencing between
the controller and the external driver.
4. The driver bias voltage applied at the PVCC pins must
reach the internal power-on reset (POR) rising threshold.
FN9290.2
February 15, 2007
22
ISL6312A
V
1
VID
⎛
⋅
⎞
⎠
(EQ. 20)
------------------------- ---------------------
TDB =
⎝
3
0.00625
330 × 10
VOUT, 500mV/DIV
After the DAC voltage reaches the final VID setting, PGOOD
will be set to high with the fixed delay TDC. The typical value
for TDC can range between 1.5ms and 3.0ms.
TD1
TD2
TD5
TD3 TD4
VOUT, 500mV/DIV
EN_VTT
PGOOD
TDC
TDB
TDA
500µs/DIV
FIGURE 11. SOFT-START WAVEFORMS
EN_VTT
PGOOD
TD1 is a fixed delay with the typical value as 1.40ms. TD3 is
determined by the fixed 85µs plus the time to obtain valid
VID voltage. If the VID is valid before the output reaches the
1.1V, the minimum time to validate the VID input is 500ns.
Therefore the minimum TD3 is about 86µs.
500µs/DIV
FIGURE 12. SOFT-START WAVEFORMS
During TD2 and TD4, ISL6312A digitally controls the DAC
voltage change at 6.25mV per step. The time for each step is
determined by the frequency of the soft-start oscillator which
Pre-Biased Soft-Start
is defined by the resistor R from SS pin to GND. The
SS
The ISL6312A also has the ability to start up into a
pre-charged output, without causing any unnecessary
disturbance. The FB pin is monitored during soft-start, and
should it be higher than the equivalent internal ramping
reference voltage, the output drives hold both MOSFETs off.
second soft-start ramp time TD2 and TD4 can be calculated
based on Equations 18 and 19:
1.1 ⋅ R
SS
------------------------
TD2 =
(μs)
(EQ. 18)
6.25 ⋅ 25
(V – 1.1) ⋅ R
VID
SS
(EQ. 19)
---------------------------------------------------
TD4 =
(μs)
OUTPUT PRECHARGED
ABOVE DAC LEVEL
6.25 ⋅ 25
For example, when VID is set to 1.5V and the R is set at
SS
100kΩ, the first soft-start ramp time TD2 will be 704µs and
the second soft-start ramp time TD4 will be 256µs.
OUTPUT PRECHARGED
BELOW DAC LEVEL
NOTE: If the SS pin is grounded, the soft-start ramp in TD2
and TD4 will be defaulted to a 6.25mV step frequency of
330kHz.
V
(0.5V/DIV)
GND>
GND>
OUT
After the DAC voltage reaches the final VID setting, PGOOD
will be set to high with the fixed delay TD5. The typical value
for TD5 is 440µs.
EN (5V/DIV)
T1 T2
T3
AMD Soft-Start
For the AMD 5-bit and 6-bit modes of operation, the
soft-start sequence is composed of three periods, as shown
in Figure 12. At the beginning of soft-start, the VID code is
immediately obtained from the VID pins, followed by a fixed
delay period TDA. After this delay period the ISL6312A will
begin ramping the output voltage to the desired DAC level at
a fixed rate of 6.25mV per step, with a stepping frequency of
330kHz. The amount of time required to ramp the output
voltage to the final DAC voltage is referred to as TDB, and
can be calculated as shown in Equation 20.
FIGURE 13. SOFT-START WAVEFORMS FOR ISL6312A-
BASED MULTIPHASE CONVERTER
Once the internal ramping reference exceeds the FB pin
potential, the output drives are enabled, allowing the output to
ramp from the pre-charged level to the final level dictated by
the DAC setting. Should the output be pre-charged to a level
exceeding the DAC setting, the output drives are enabled at
the end of the soft-start period, leading to an abrupt correction
in the output voltage down to the DAC-set level.
FN9290.2
February 15, 2007
23
ISL6312A
Overvoltage Protection
Fault Monitoring and Protection
The ISL6312A constantly monitors the sensed output voltage
on the VDIFF pin to detect if an overvoltage event occurs.
When the output voltage rises above the OVP trip level actions
are taken by the ISL6312A to protect the microprocessor load.
The overvoltage protection trip level changes depending on
what mode of operation the controller is in and what state the
OVPSEL and VRSEL pins are in. Table 6 and 7 below list what
the OVP trip levels are under all conditions.
The ISL6312A actively monitors output voltage and current
to detect fault conditions. Fault monitors trigger protective
measures to prevent damage to a microprocessor load. One
common power good indicator is provided for linking to
external system monitors. The schematic in Figure 14
outlines the interaction between the fault monitors and the
power good signal.
At the inception of an overvoltage event, LGATE1, LGATE2
and LGATE3 are commanded high, PWM4 is commanded
low, and the PGOOD signal is driven low. This turns on the
all of the lower MOSFETs and pulls the output voltage below
a level that might cause damage to the load. The LGATE
outputs remain high and PWM4 remains low until VDIFF falls
100mV below the OVP threshold that tripped the overvoltage
protection circuitry. The ISL6312A will continue to protect the
load in this fashion as long as the overvoltage condition
recurs. Once an overvoltage condition ends the ISL6312A
latches off, and must be reset by toggling EN, or through
POR, before a soft-start can be reinitiated.
125μA
-
170μA
-
OCP
OCL
+
I
AVG
+
I
1
REPEAT FOR
EACH CHANNEL
VDAC
VRSEL
IOUT
+
+175mV,
+250mV,
+350mV
OCP
-
V
OCP
OVPSEL
SOFT-START, FAULT
AND CONTROL LOGIC
V
OVP
TABLE 6. INTEL VR10 AND VR11 OVP THRESHOLDS
MODE OF
OVPSEL PIN OPEN OVPSEL PIN TIED
OPERATION
OR TIED TO GND
TO VCC
-
OV
UV
VSEN
Soft-Start
(TD1 and TD2)
1.280V and
VDAC + 175mV
(higher of the two)
1.280V and
VDAC + 350mV
(higher of the two)
+
+
PGOOD
x1
-
-
Soft-Start
(TD3 and TD4)
VDAC + 175mV
VDAC + 350mV
RGND
VDIFF
+
Normal Operation
VDAC + 175mV
VDAC + 350mV
0.60 x DAC
TABLE 7. AMD OVP THRESHOLDS
MODE OF OVPSEL PIN OPEN OVPSEL PIN TIED
ISL6312A INTERNAL CIRCUITRY
FIGURE 14. POWER GOOD AND PROTECTION CIRCUITRY
OPERATION
OR TIED TO GND
TO VCC
Soft-Start
2.200V and
VDAC + 250mV
(higher of the two)
2.200V and
VDAC + 350mV
(higher of the two)
Power Good Signal
The power good pin (PGOOD) is an open-drain logic output
that signals whether or not the ISL6312A is regulating the
output voltage within the proper levels, and whether any fault
conditions exist. This pin should be tied to a +5V source
through a resistor.
Normal Operation
VDAC + 250mV
VDAC + 350mV
One exception that overrides the overvoltage protection
circuitry is a dynamic VID transition in AMD modes of operation.
If a new VID code is detected during normal operation, the OVP
protection circuitry is disabled from the beginning of the
dynamic VID transition, until 50μs after the internal DAC
reaches the final VID setting. This is the only time during
operation of the ISL6312A that the OVP circuitry is not active.
During shutdown and soft-start PGOOD pulls low and
releases high after a successful soft-start and the output
voltage is operating between the undervoltage and
overvoltage limits. PGOOD transitions low when an
undervoltage, overvoltage, or overcurrent condition is
detected or when the controller is disabled by a reset from
EN, EN_PH4, POR, or one of the no-CPU VID codes. In the
event of an overvoltage or overcurrent condition, the
controller latches off and PGOOD will not return high until
after a successful soft-start. In the case of an undervoltage
event, PGOOD will return high when the output voltage
returns to within the undervoltage.
Pre-POR Overvoltage Protection
Prior to PVCC and VCC exceeding their POR levels, the
ISL6312A is designed to protect the load from any
overvoltage events that may occur. This is accomplished by
means of an internal 10kΩ resistor tied from PHASE to
LGATE, which turns on the lower MOSFET to control the
output voltage until the overvoltage event ceases or the input
FN9290.2
February 15, 2007
24
ISL6312A
power supply cuts off. For complete protection, the low side
MOSFET should have a gate threshold well below the
maximum voltage rating of the load/microprocessor.
–6
125 ⋅ 10 ⋅ R
⋅ N
R + R
1 2
R
2
⎛
⎜
⎝
⎞
⎟
⎠
⎛
⎜
⎝
⎞
⎟
⎠
ISEN
(EQ. 22)
---------------------------------------------------------
--------------------
I
=
⋅
OCP
DCR
I
> I
OCP
OCP, min
In the event that during normal operation the PVCC or VCC
voltage falls back below the POR threshold, the pre-POR
overvoltage protection circuitry reactivates to protect from
any more pre-POR overvoltage events.
If an overcurrent trip level lower then I
then a second method for setting the OCP trip level is
available.
is desired,
OCP,min
The second method for detecting overcurrent events
continuously compares the voltage on the IOUT pin, V
Undervoltage Detection
,
IOUT
The undervoltage threshold is set at 60% of the VID code.
When the output voltage (VSEN-RGND) is below the
undervoltage threshold, PGOOD gets pulled low. No other
action is taken by the controller. PGOOD will return high if
the output voltage rises above 70% of the VID code.
to the overcurrent protection voltage, V
, as shown in
OCP
Figure 14. The average channel sense current flows out the
IOUT pin and through R , creating the IOUT pin voltage
IOUT
which is proportional to the output current. When the IOUT
pin voltage exceeds the V voltage of 2.0V, the
OCP
Open Sense Line Prevention
overcurrent protection circuitry activates. Since the IOUT pin
voltage is proportional to the output current, the overcurrent
In the case that either of the remote sense lines, VSEN or
GND, become open, the ISL6312A is designed to prevent
the controller from regulating. This is accomplished by
means of a small 5μA pull-up current on VSEN, and a pull-
down current on RGND. If the sense lines are opened at any
time, the voltage difference between VSEN and RGND will
increase until an overvoltage event occurs, at which point
overvoltage protection activates and the controller stops
regulating. The ISL6312A will be latched off and cannot be
restarted until the controller is reset.
trip level, I
, can be set by selecting the proper value for
OCP
R , as shown in Equation 23.
IOUT
V
⋅ R
⋅ n
ISEN
OCP
I
< I
OCP, min
(EQ. 23)
----------------------------------------------
I
=
OCP
OCP
DCR ⋅ R
IOUT
Once the output current exceeds the overcurrent trip level,
will exceed V and a comparator will trigger the
V
IOUT
OCP
converter to begin overcurrent protection procedures.
At the beginning of an overcurrent shutdown, the controller
turns off both upper and lower MOSFETs. The system
remains in this state for fixed period of 12ms. If the controller
is still enabled at the end of this wait period, it will attempt a
soft-start. If the fault remains, the trip-retry cycles will
continue indefinitely until either the controller is disabled or
the fault is cleared. Note that the energy delivered during
trip-retry cycling is much less than during full-load operation,
so there is no thermal hazard.
Overcurrent Protection
The ISL6312A takes advantage of the proportionality
between the load current and the average current, I
, to
AVG
detect an overcurrent condition. Two different methods of
detecting overcurrent events are available on the ISL6312A.
The first method continually compares the average sense
current with a constant 125μA OCP reference current as
shown in Figure 14. Once the average sense current
exceeds the OCP reference current, a comparator triggers
the converter to begin overcurrent protection procedures.
This first method for detecting overcurrent events limits the
minimum overcurrent trip threshold because of the fact the
OUTPUT CURRENT, 50A/DIV
ISL6312A uses set internal R
current sense resistors.
ISEN
For this first method the minimum overcurrent trip threshold
is dictated by the DCR of the inductors and the number of
active channels. To calculate the minimum overcurrent trip
0A
level, I
, use Equation 21, where N is the number of
active channels, DCR is the individual inductor’s DCR, and
OCP,min
OUTPUT VOLTAGE,
500mV/DIV
R
is the 300Ω internal current sense resistor.
ISEN
–6
125 ⋅ 10 ⋅ R
⋅ N
ISEN
(EQ. 21)
I
= ---------------------------------------------------------
OCP, min
DCR
0V
3ms/DIV
If the desired overcurrent trip level is greater then the
minimum overcurrent trip level, I , then the resistor
FIGURE 15. OVERCURRENT BEHAVIOR IN HICCUP MODE
OCP,min
divider R-C circuit around the inductor shown in Figure 5
should be used to set the desired trip level.
FN9290.2
February 15, 2007
25
ISL6312A
Individual Channel Overcurrent Limiting
2
2
I
⋅ (1 – d)
⎛
⎜
⎝
⎞
⎟
⎠
I
L, PP
M
P
= r
⋅
DS(ON)
⋅ (1 – d) + ------------------------------------
-----
LOW, 1
The ISL6312A has the ability to limit the current in each
individual channel without shutting down the entire regulator.
This is accomplished by continuously comparing the sensed
currents of each channel with a constant 170μA OCL reference
current as shown in Figure 14. If a channel’s individual sensed
current exceeds this OCL limit, the UGATE signal of that
channel is immediately forced low, and the LGATE signal is
forced high. This turns off the upper MOSFET(s), turns on the
lower MOSFET(s), and stops the rise of current in that channel,
forcing the current in the channel to decrease. That channel’s
UGATE signal will not be able to return high until the sensed
channel current falls back below the 170μA reference.
12
N
(EQ. 24)
An additional term can be added to the lower-MOSFET loss
equation to account for additional loss accrued during the dead
time when inductor current is flowing through the lower-
MOSFET body diode. This term is dependent on the diode
, the switching frequency, f , and
the length of dead times, t and t , at the beginning and the
forward voltage at I , V
M
D(ON)
S
d1 d2
end of the lower-MOSFET conduction interval respectively.
⎛
⎜
⎜
⎝
⎞
⎟
⎛I
⎞
⎟
I
I
I
M
PP
2 ⎠
M
P
= V
⋅ f
⋅
S
PP
2
⋅ t
+
⋅ t
d2
⎜
---------
------ –
------ + ---------
LOW, 2
D(ON)
d1
⎟
⎝ N
N
⎠
(EQ. 25)
The total maximum power dissipated in each lower MOSFET
is approximated by the summation of P and P
General Design Guide
This design guide is intended to provide a high-level
.
LOW,2
LOW,1
UPPER MOSFET POWER CALCULATION
In addition to r losses, a large portion of the upper-
explanation of the steps necessary to create a multiphase
power converter. It is assumed that the reader is familiar with
many of the basic skills and techniques referenced below. In
addition to this guide, Intersil provides complete reference
designs that include schematics, bills of materials, and example
board layouts for all common microprocessor applications.
DS(ON)
MOSFET losses are due to currents conducted across the
input voltage (V ) during switching. Since a substantially
IN
higher portion of the upper-MOSFET losses are dependent on
switching frequency, the power calculation is more complex.
Upper MOSFET losses can be divided into separate
Power Stages
components involving the upper-MOSFET switching times,
The first step in designing a multiphase converter is to
determine the number of phases. This determination depends
heavily on the cost analysis which in turn depends on system
constraints that differ from one design to the next. Principally,
the designer will be concerned with whether components can
be mounted on both sides of the circuit board, whether through-
hole components are permitted, the total board space available
for power-supply circuitry, and the maximum amount of load
current. Generally speaking, the most economical solutions are
those in which each phase handles between 25A and 30A. All
surface-mount designs will tend toward the lower end of this
current range. If through-hole MOSFETs and inductors can be
used, higher per-phase currents are possible. In cases where
board space is the limiting constraint, current can be pushed as
high as 40A per phase, but these designs require heat sinks
and forced air to cool the MOSFETs, inductors and heat-
dissipating surfaces.
the lower-MOSFET body-diode reverse-recovery charge, Q ,
rr
and the upper MOSFET r
DS(ON)
conduction loss.
When the upper MOSFET turns off, the lower MOSFET does
not conduct any portion of the inductor current until the
voltage at the phase node falls below ground. Once the
lower MOSFET begins conducting, the current in the upper
MOSFET falls to zero as the current in the lower MOSFET
ramps up to assume the full inductor current. In Equation 26,
the required time for this commutation is t and the
1
approximated associated power loss is P
.
UP,1
t
I
I
⎛
⎜
⎝
⎞
⎟
⎠
1
M
PP
2
⎛
⎝
⎞
(EQ. 26)
P
≈ V
⋅
⋅
⋅ f
S
----
----- + --------
UP,1
IN
⎠
2
N
At turn on, the upper MOSFET begins to conduct and this
transition occurs over a time t . In Equation 27, the
2
approximate power loss is P
.
UP,2
MOSFETS
I
t
⎞
2
2
⎠
⎛I
⎞
⎛
PP
2
M
(EQ. 27)
The choice of MOSFETs depends on the current each
MOSFET will be required to conduct, the switching frequency,
the capability of the MOSFETs to dissipate heat, and the
availability and nature of heat sinking and air flow.
P
≈ V
⋅
⋅
--------⎟ ⎜ ---- ⎟
⋅ f
⎜
⎝
----- –
UP,2
IN
S
N
⎠
⎝
A third component involves the lower MOSFET reverse-
recovery charge, Q . Since the inductor current has fully
rr
commutated to the upper MOSFET before the lower-
LOWER MOSFET POWER CALCULATION
MOSFET body diode can recover all of Q , it is conducted
through the upper MOSFET across VIN. The power
rr
The calculation for power loss in the lower MOSFET is simple,
since virtually all of the loss in the lower MOSFET is due to
dissipated as a result is P
.
UP,3
current conducted through the channel resistance (r
). In
DS(ON)
Equation 24, I is the maximum continuous output current, I
is the peak-to-peak inductor current (see Equation 1), and d is
(EQ. 28)
M
PP
P
= V ⋅ Q ⋅ f
IN rr S
UP,3
the duty cycle (V /V ).
OUT IN
Finally, the resistive part of the upper MOSFET is given in
Equation 29 as P
:
UP,4
FN9290.2
February 15, 2007
26
ISL6312A
.
2
2
PVCC
BOOT
⎛
⎜
⎝
⎞
⎟
⎠
I
PP
I
M
P
≈ r
⋅ d ⋅
DS(ON)
+
(EQ. 29)
---------
12
-----
UP,4
D
N
C
GD
The total power dissipated by the upper MOSFET at full load
can now be approximated as the summation of the results
from Equations 26, 27, 28 and 29. Since the power
equations depend on MOSFET parameters, choosing the
correct MOSFETs can be an iterative process involving
repetitive solutions to the loss equations for different
MOSFETs and different switching frequencies.
R
HI1
G
UGATE
C
DS
R
R
LO1
R
GI1
C
G1
GS
Q1
S
PHASE
Package Power Dissipation
FIGURE 16. TYPICAL UPPER-GATE DRIVE TURN-ON PATH
When choosing MOSFETs it is important to consider the
amount of power being dissipated in the integrated drivers
located in the controller. Since there are a total of three
drivers in the controller package, the total power dissipated
by all three drivers must be less than the maximum
allowable power dissipation for the QFN package.
PVCC
D
C
GD
R
HI2
G
LGATE
C
DS
R
R
LO2
R
GI2
C
G2
Calculating the power dissipation in the drivers for a desired
application is critical to ensure safe operation. Exceeding the
maximum allowable power dissipation level will push the IC
beyond the maximum recommended operating junction
temperature of 125°C. The maximum allowable IC power
dissipation for the 7x7 QFN package is approximately 3.5W
at room temperature. See Layout Considerations paragraph
for thermal transfer improvement suggestions.
GS
Q2
S
FIGURE 17. TYPICAL LOWER-GATE DRIVE TURN-ON PATH
The total gate drive power losses are dissipated among the
resistive components along the transition path and in the
bootstrap diode. The portion of the total power dissipated in
the controller itself is the power dissipated in the upper drive
When designing the ISL6312A into an application, it is
recommended that the following calculation is used to ensure
safe operation at the desired frequency for the selected
path resistance, P
, the lower drive path resistance,
. The rest of the
DR_UP
MOSFETs. The total gate drive power losses, P
, due to
Qg_TOT
P
, and in the boot strap diode, P
DR_UP BOOT
the gate charge of MOSFETs and the integrated driver’s
internal circuitry and their corresponding average driver current
can be estimated with Equations 30 and 31, respectively.
power will be dissipated by the external gate resistors (R
and R ) and the internal gate resistors (R
G2 GI1
the MOSFETs. Figures 16 and 17 show the typical upper and
lower gate drives turn-on transition path. The total power
G1
and R ) of
GI2
P
= P
+ P
+ I ⋅ VCC
Qg_Q2 Q
(EQ. 30)
Qg_TOT
Qg_Q1
dissipation in the controller itself, P , can be roughly
DR
estimated as:
3
2
--
P
=
⋅ Q
⋅ PVCC ⋅ F
⋅ N
Q2
⎞
⋅ N
Q1 PHASE
Qg_Q1
G1
SW
P
= P
+ P
+ P
+ (I ⋅ VCC)
BOOT Q
(EQ. 32)
DR
DR_UP
DR_LOW
P
= Q
⋅ PVCC ⋅ F
⋅ N
⋅ N
PHASE
P
Qg_Q2
G2
SW
Qg_Q1
---------------------
P
=
BOOT
3
(EQ. 31)
R
R
P
Qg_Q1
⎛
⎜
⎝
⎞
HI1
LO1
3
⎛
-------------------------------------- --------------------------------------- ---------------------
P
=
+
⋅
⎟
⎠
--
I
=
⋅ Q
⋅ N
+ Q
⋅ N
⋅ N
⋅ F
+ I
SW Q
DR_UP
R
+ R
R
+ R
EXT1
3
DR
G1
G2
Q2
PHASE
⎝
⎠
Q1
2
HI1
EXT1
LO1
In Equations 30 and 31, P
power loss and P
Qg_Q2
is the total upper gate drive
is the total lower gate drive power
Qg_Q1
R
R
P
Qg_Q2
⎛
⎜
⎝
⎞
HI2
LO2
-------------------------------------- --------------------------------------- ---------------------
P
R
=
+
⋅
⎟
DR_LOW
R
+ R
R
+ R
⎠
EXT2
2
HI2
EXT2
LO2
loss; the gate charge (Q and Q ) is defined at the
G1 G2
particular gate to source drive voltage PVCC in the
corresponding MOSFET data sheet; I is the driver total
quiescent current with no load at both drive outputs; N and
Q1
R
R
GI1
GI2
-------------
-------------
= R
+
R
= R
G2
+
Q
EXT1
G1
EXT2
N
N
Q1
Q2
N
are the number of upper and lower MOSFETs per phase,
Q2
respectively; N
is the number of active phases. The
PHASE
VCC product is the quiescent power of the controller
I
Q*
without capacitive load and is typically 75mW at 300kHz.
FN9290.2
February 15, 2007
27
ISL6312A
.
Inductor DCR Current Sensing Component
Selection
L
(EQ. 34)
I
≤ I
OCP, min
-------------------------
R
=
OCP
1
DCR ⋅ C
1
The ISL6312A senses each individual channel’s inductor
current by detecting the voltage across the output inductor
DCR of that channel (As described in the Continuous Current
Sampling section). As Figure 18 illustrates, an R-C network is
required to accurately sense the inductor DCR voltage and
convert this information into a current, which is proportional to
the total output current. The time constant of this R-C network
must match the time constant of the inductor L/DCR.
3. Resistor R should be left unpopulated.
2
If the desired overcurrent trip level is greater then the
minimum overcurrent trip level, I
, then a resistor
OCP,min
divider R-C circuit should be used to set the desired trip
level. Follow the steps below to choose the component
values for the resistor divider R-C current sensing
network:
1. Choose an arbitrary value for C . The recommended
1
V
IN
value is 0.1μF.
I
L
UGATE(n)
LGATE(n)
2. Plug the inductor L and DCR component values, the
L
DCR
V
OUT
value for C chosen in step 1, the number of active
1
MOSFET
DRIVER
channels N, and the desired overcurrent protection level
INDUCTOR
C
OUT
I
into Equations 35 and 36 to calculate the values for
-
OCP
V (s)
L
R and R .
1
2
-
V (s)
C
L ⋅ I
OCP
(EQ. 35)
(EQ. 36)
I
> I
OCP, min
--------------------------------------
1
R
=
=
OCP
1
2
C
⋅ 0.0375 ⋅ N
R
C
1
1
R
L ⋅ I
2*
OCP
ISL6312A INTERNAL CIRCUIT
---------------------------------------------------------------------------------
R
C
⋅ (I
⋅ DCR – 0.0375 ⋅ N)
OCP
1
Due to errors in the inductance or DCR it may be necessary
to adjust the value of R and R to match the time constants
I
n
1
2
correctly. The effects of time constant mismatch can be seen
in the form of droop overshoot or undershoot during the
initial load transient spike, as shown in Figure 19. Follow the
steps below to ensure the R-C and inductor L/DCR time
constants are matched accurately.
SAMPLE
+
-
ISEN-(n)
ISEN+(n)
-
V (s)
C
R
ISEN
1. Capture a transient event with the oscilloscope set to
about L/DCR/2 (sec/div). For example, with L = 1μH and
DCR = 1mΩ, set the oscilloscope to 500μs/div.
*R is OPTIONAL
2
I
SEN
FIGURE 18. DCR SENSING CONFIGURATION
2. Record ΔV1 and ΔV2 as shown in Figure 19.
3. Select new values, R
and R
, for the time
2,NEW
1,NEW
constant resistors based on the original values, R
The R-C network across the inductor also sets the
1,OLD
overcurrent trip threshold for the regulator. Before the R-C
components can be selected, the desired overcurrent
protection level should be chosen. The minimum overcurrent
trip threshold the controller can support is dictated by the
DCR of the inductors and the number of active channels. To
and R
, using Equations 37 and 38.
2,OLD
ΔV
1
(EQ. 37)
----------
R
= R
⋅
⋅
1, NEW
1, OLD
2, OLD
ΔV
2
ΔV
1
calculate the minimum overcurrent trip level, I
, use
(EQ. 38)
OCP,min
----------
R
= R
2, NEW
ΔV
Equation 33, where N is the number of active channels, and
DCR is the individual inductor’s DCR.
2
4. Replace R and R with the new values and check to see
1
2
0.0375 ⋅ N
DCR
that the error is corrected. Repeat the procedure if
necessary.
(EQ. 33)
I
= --------------------------
OCP, min
If the desired overcurrent trip level is equal to or less
then the minimum overcurrent trip level, follow the steps
below to choose the component values for the R-C
current sensing network:
1. Choose an arbitrary value for C . The recommended
1
value is 0.1μF.
2. Plug the inductor L and DCR component values, and the
value for C chosen in step 1, into Equation 34 to
1
calculate the value for R
1
FN9290.2
February 15, 2007
28
ISL6312A
and R1 is being used, use Equation 42. If a resistor divider
R-C sense circuit consisting of R1, R2, and C1 is being
used, use Equation 43.
ΔV
2
600 ⋅ N
-------------------------------
I
≤ I
R
=
(EQ. 42)
OCP
OCP
OCP, min
OCP, min
IOUT
ΔV
DCR ⋅ I
1
OCP
V
OUT
R
+ R
2
R
2
⎛
⎞
⎟
⎠
600 ⋅ N
1
I
> I
------------------------------- --------------------
R
=
⋅
(EQ. 43)
⎜
IOUT
DCR ⋅ I
⎝
OCP
I
TRAN
Compensation
ΔI
The two opposing goals of compensating the voltage
regulator are stability and speed.
The load-line regulated converter behaves in a similar
manner to a peak current mode controller because the two
poles at the output filter L-C resonant frequency split with the
introduction of current information into the control loop. The
final location of these poles is determined by the system
function, the gain of the current signal, and the value of the
compensation components, R and C .
FIGURE 19. TIME CONSTANT MISMATCH BEHAVIOR
Loadline Regulation Resistor
For loadline regulation a copy of the internal average sense
current flows out of the FB pin across the loadline
regulation resistor, labeled R in Figure 6. This resistor’s
FB
C
C
value sets the desired loadline required for the application.
C
(OPTIONAL)
The desired loadline, R , can be calculated by the following
2
LL
equation where V
is the desired droop voltage at the
DROOP
full load current I
.
FL
C
C
R
C
COMP
FB
V
DROOP
R
= ------------------------
(EQ. 39)
LL
I
FL
ISL6312A
Based on the desired loadline, the loadline regulation
resistor, R , can be calculated from Equation 40 or
FB
R
FB
Equation 41, depending on the R-C current sense circuitry
being employed. If a basic R-C sense circuit consisting of C1
and R1 is being used, use Equation 40. If a resistor divider
R-C sense circuit consisting of R1, R2, and C1 is being
used, use Equation 41.
VDIFF
FIGURE 20. COMPENSATION CONFIGURATION FOR
LOAD-LINE REGULATED ISL6312A CIRCUIT
R
⋅ N ⋅ 300
LL
Since the system poles and zero are affected by the values
of the components that are meant to compensate them, the
solution to the system equation becomes fairly complicated.
Fortunately, there is a simple approximation that comes very
close to an optimal solution. Treating the system as though it
were a voltage-mode regulator, by compensating the L-C
poles and the ESR zero of the voltage mode approximation,
yields a solution that is always stable with very close to ideal
transient performance.
(EQ. 40)
---------------------------------
=
R
FB
FB
DCR
R
⋅ N ⋅ 300 ⋅ (R + R )
1 2
DCR ⋅ R
LL
(EQ. 41)
R
= ----------------------------------------------------------------
2
In Equations 40 and 41, R is the loadline resistance; N is
LL
the number of active channels; DCR is the DCR of the
individual output inductors; and R1 and R2 are the current
sense R-C resistors.
Select a target bandwidth for the compensated system, f .
0
The target bandwidth must be large enough to assure
adequate transient performance, but smaller than 1/3 of the
per-channel switching frequency. The values of the
IOUT pin resistor
A copy of the average sense current flows out of the IOUT
pin, and a resistor, R
, placed from this pin to ground can
IOUT
compensation components depend on the relationships of f
0
be used to set the overcurrent protection trip level. Based on
the desired overcurrent trip threshold, I , the IOUT pin
to the L-C pole frequency and the ESR zero frequency. For
each of the following three, there is a separate set of
equations for the compensation components.
OCP
, can be calculated from Equation 42 or
resistor, R
IOUT
Equation 43, depending on the R-C current sense circuitry
being employed. If a basic R-C sense circuit consisting of C1
FN9290.2
February 15, 2007
29
ISL6312A
In high-speed converters, the output capacitor bank is usually
1
------------------------------- > f
Case 1:
0
the most costly (and often the largest) part of the circuit.
Output filter design begins with minimizing the cost of this part
of the circuit. The critical load parameters in choosing the
output capacitors are the maximum size of the load step, ΔI,
the load-current slew rate, di/dt, and the maximum allowable
2 ⋅ π ⋅ L ⋅ C
2 ⋅ π ⋅ f ⋅ V
⋅ L ⋅ C
0
pp
-------------------------------------------------------
⋅
FB
R
C
= R
C
C
0.66 ⋅ V
IN
0.66 ⋅ V
IN
= ----------------------------------------------------
2 ⋅ π ⋅ V
⋅ R ⋅ f
0
output-voltage deviation under transient loading, ΔV
.
PP
FB
MAX
Capacitors are characterized according to their capacitance,
ESR, and ESL (equivalent series inductance).
1
1
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
voltage drop across the ESR increases linearly until the load
current reaches its final value. The capacitors selected must
have sufficiently low ESL and ESR so that the total output-
voltage deviation is less than the allowable maximum.
Neglecting the contribution of inductor current and regulator
response, the output voltage initially deviates by an amount:
-------------------------------
≤ f < -------------------------------------
0
2 ⋅ π ⋅ C ⋅ ESR
Case 2:
2 ⋅ π ⋅ L ⋅ C
2
2
V
⋅ (2 ⋅ π) ⋅ f ⋅ L ⋅ C
0
PP
----------------------------------------------------------------
⋅
FB
R
C
= R
(EQ. 44)
C
C
0.66 ⋅ V
IN
0.66 ⋅ V
IN
= -------------------------------------------------------------------------------------
2
2
(2 ⋅ π) ⋅ f ⋅ V
⋅ R
⋅ L ⋅ C
0
PP
FB
1
Case 3:
f
> -------------------------------------
0
2 ⋅ π ⋅ C ⋅ ESR
2 ⋅ π ⋅ f ⋅ V ⋅ L
di
----
0
pp
(EQ. 45)
ΔV ≈ ESL ⋅ + ESR ⋅ ΔI
dt
--------------------------------------------
⋅
FB
R
C
= R
C
C
0.66 ⋅ V ⋅ ESR
IN
0.66 ⋅ V ⋅ ESR ⋅
C
IN
The filter capacitor must have sufficiently low ESL and ESR
so that ΔV < ΔV
= ----------------------------------------------------------------
2 ⋅ π ⋅ V ⋅ R ⋅ f
⋅
0
L
.
PP
FB
MAX
In Equation 44, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent series resistance of
Most capacitor solutions rely on a mixture of high frequency
capacitors with relatively low capacitance in combination
with bulk capacitors having high capacitance but limited
high-frequency performance. Minimizing the ESL of the
high-frequency capacitors allows them to support the output
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
with less output voltage deviation.
the bulk output filter capacitance; and V is the peak-to-
PP
peak sawtooth signal amplitude as described in the
Electrical Specifications.
Once selected, the compensation values in Equation 44
assure a stable converter with reasonable transient
performance. In most cases, transient performance can be
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
source the inductor AC ripple current (see Interleaving and
Equation 2), a voltage develops across the bulk capacitor
improved by making adjustments to R . Slowly increase the
C
value of R while observing the transient performance on an
C
oscilloscope until no further improvement is noted. Normally,
C
will not need adjustment. Keep the value of C from
ESR equal to I
(ESR). Thus, once the output capacitors
C
C
C,PP
are selected, the maximum allowable ripple voltage,
Equation 44 unless some performance issue is noted.
V
, determines the lower limit on the inductance.
PP(MAX)
The optional capacitor C , is sometimes needed to bypass
2
noise away from the PWM comparator (see Figure 20). Keep
⎛
⎝
⎞
⎠
V
– N ⋅ V
V
⋅
OUT
IN
OUT
(EQ. 46)
a position available for C , and be prepared to install a high-
L
-------------------------------------------------------------------
≥ ESR ⋅
2
f
⋅ V ⋅ V
IN PP(MAX)
S
frequency capacitor of between 22pF and 150pF in case any
leading edge jitter problem is noted.
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
The output inductors must be capable of assuming the entire
load current before the output voltage decreases more than
Output Filter Design
The output inductors and the output capacitor bank together
to form a low-pass filter responsible for smoothing the
pulsating voltage at the phase nodes. The output filter also
must provide the transient energy until the regulator can
respond. Because it has a low bandwidth compared to the
switching frequency, the output filter limits the system
transient response. The output capacitors must supply or
sink load current while the current in the output inductors
increases or decreases to meet the demand.
ΔV
. This places an upper limit on inductance.
MAX
Equation 47 gives the upper limit on L for the cases when
the trailing edge of the current transient causes a greater
output-voltage deviation than the leading edge. Equation 48
addresses the leading edge. Normally, the trailing edge
FN9290.2
February 15, 2007
30
ISL6312A
dictates the selection of L because duty cycles are usually
less than 50%. Nevertheless, both inequalities should be
evaluated, and L should be selected based on the lower of
the two results. In each equation, L is the per-channel
inductance, C is the total output capacitance, and N is the
number of active channels.
0.3
0.2
0.1
0
I
I
= 0
= 0.25 I
I
I
= 0.5 I
O
L,PP
L,PP
L,PP
L,PP
= 0.75 I
O
O
2 ⋅ N ⋅ C ⋅ V
O
(EQ. 47)
---------------------------------
L ≤
⋅ ΔV
– (ΔI ⋅ ESR)
MAX
2
(
)
ΔI
⋅ N ⋅ C
1.25
(EQ. 48)
⎛ ⎞
– (ΔI ⋅ ESR) ⋅ V – V
IN O
----------------------------
L ≤
⋅ ΔV
MAX
2
⎝
⎠
(
)
ΔI
Switching Frequency
There are a number of variables to consider when choosing
the switching frequency, as there are considerable effects on
the upper MOSFET loss calculation. These effects are
outlined in MOSFETs, and they establish the upper limit for
the switching frequency. The lower limit is established by the
requirement for fast transient response and small
output-voltage ripple. Choose the lowest switching
frequency that allows the regulator to meet the transient-
response requirements.
0
0.2
0.4
0.6
0.8
1.0
DUTY CYCLE (V
V
)
O/ IN
FIGURE 22. NORMALIZED INPUT-CAPACITOR RMS CURRENT
vs DUTY CYCLE FOR 4-PHASE CONVERTER
For a four-phase design, use Figure 22 to determine the
input-capacitor RMS current requirement set by the duty
cycle, maximum sustained output current (I ), and the ratio
O
of the peak-to-peak inductor current (I
) to I . Select a
L,PP
O
bulk capacitor with a ripple current rating which will minimize
the total number of input capacitors required to support the
RMS current calculated.
Switching frequency is determined by the selection of the
frequency-setting resistor, R . Figure 21 and Equation 49
T
are provided to assist in selecting the correct value for R .
T
The voltage rating of the capacitors should also be at least
1.25 times greater than the maximum input voltage.
Figures 23 and 24 provide the same input RMS current
information for three-phase and two-phase designs
respectively. Use the same approach for selecting the bulk
capacitor type and number.
[
]
10.61 – (1.035 ⋅ log(f ))
(EQ. 49)
S
R
= 10
T
1000
0.3
I
I
= 0
I
I
= 0.5 I
O
L,PP
L,PP
L,PP
L,PP
= 0.25 I
= 0.75 I
O
O
100
0.2
0.1
0
10
10
100
1000
10000
SWITCHING FREQUENCY (kHz)
FIGURE 21. R vs SWITCHING FREQUENCY
T
0
0.2
0.4
0.6
0.8
1.0
Input Capacitor Selection
DUTY CYCLE (V
V
)
O
IN/
The input capacitors are responsible for sourcing the AC
component of the input current flowing into the upper
MOSFETs. Their RMS current capacity must be sufficient to
handle the AC component of the current drawn by the upper
MOSFETs which is related to duty cycle and the number of
active phases.
FIGURE 23. NORMALIZED INPUT-CAPACITOR RMS
CURRENT FOR 3-PHASE CONVERTER
Low capacitance, high-frequency ceramic capacitors are
needed in addition to the input bulk capacitors to suppress
leading and falling edge voltage spikes. The spikes result from
the high current slew rate produced by the upper MOSFET
turn on and off. Select low ESL ceramic capacitors and place
one as close as possible to each upper MOSFET drain to
minimize board parasitics and maximize suppression.
FN9290.2
February 15, 2007
31
ISL6312A
When placing the MOSFETs try to keep the source of the
0.3
0.2
0.1
0
upper FETs and the drain of the lower FETs as close as
thermally possible. Input Bulk capacitors should be placed
close to the drain of the upper FETs and the source of the lower
FETs. Locate the output inductors and output capacitors
between the MOSFETs and the load. The high-frequency input
and output decoupling capacitors (ceramic) should be placed
as close as practicable to the decoupling target, making use of
the shortest connection paths to any internal planes, such as
vias to GND next or on the capacitor solder pad.
The critical small components include the bypass capacitors
for VCC and PVCC, and many of the components
surrounding the controller including the feedback network
and current sense components. Locate the VCC/PVCC
bypass capacitors as close to the ISL6312A as possible. It is
especially important to locate the components associated
with the feedback circuit close to their respective controller
pins, since they belong to a high-impedance circuit loop,
sensitive to EMI pick-up.
I
I
I
= 0
L,PP
L,PP
L,PP
= 0.5 I
O
= 0.75 I
O
0
0.2
0.4
0.6
0.8
1.0
DUTY CYCLE (V
V
)
O
IN/
FIGURE 24. NORMALIZED INPUT-CAPACITOR RMS
CURRENT FOR 2-PHASE CONVERTER
Layout Considerations
A multi-layer printed circuit board is recommended. Figure 25
shows the connections of the critical components for the
MOSFETs switch very fast and efficiently. The speed with
which the current transitions from one device to another
causes voltage spikes across the interconnecting
converter. Note that capacitors C
and C could each
xxIN
xxOUT
represent numerous physical capacitors. Dedicate one solid
layer, usually the one underneath the component side of the
board, for a ground plane and make all critical component
ground connections with vias to this layer.
impedances and parasitic circuit elements. These voltage
spikes can degrade efficiency, radiate noise into the circuit
and lead to device overvoltage stress. Careful component
selection, layout, and placement minimizes these voltage
spikes. Consider, as an example, the turnoff transition of the
upper PWM MOSFET. Prior to turnoff, the upper MOSFET
was carrying channel current. During the turnoff, current
stops flowing in the upper MOSFET and is picked up by the
lower MOSFET. Any inductance in the switched current path
generates a large voltage spike during the switching interval.
Careful component selection, tight layout of the critical
components, and short, wide circuit traces minimize the
magnitude of voltage spikes.
Dedicate another solid layer as a power plane and break this
plane into smaller islands of common voltage levels. Keep the
metal runs from the PHASE terminal to output inductors short.
The power plane should support the input power and output
power nodes. Use copper filled polygons on the top and bottom
circuit layers for the phase nodes. Use the remaining printed
circuit layers for small signal wiring.
Routing UGATE, LGATE, and PHASE Traces
Great attention should be paid to routing the UGATE, LGATE,
and PHASE traces since they drive the power train MOSFETs
using short, high current pulses. It is important to size them as
large and as short as possible to reduce their overall
impedance and inductance. They should be sized to carry at
least one ampere of current (0.02” to 0.05”). Going between
layers with vias should also be avoided, but if so, use two vias
for interconnection when possible.
There are two sets of critical components in a DC/DC
converter using a ISL6312A controller. The power
components are the most critical because they switch large
amounts of energy. Next are small signal components that
connect to sensitive nodes or supply critical bypassing
current and signal coupling.
The power components should be placed first, which include
the MOSFETs, input and output capacitors, and the inductors. It
is important to have a symmetrical layout for each power train,
preferably with the controller located equidistant from each.
Symmetrical layout allows heat to be dissipated equally
across all power trains. Equidistant placement of the controller
to the first three power trains it controls through the integrated
drivers helps keep the gate drive traces equally short,
resulting in equal trace impedances and similar drive
capability of all sets of MOSFETs.
Extra care should be given to the LGATE traces in particular
since keeping their impedance and inductance low helps to
significantly reduce the possibility of shoot-through. It is also
important to route each channels UGATE and PHASE traces
in as close proximity as possible to reduce their inductances.
FN9290.2
February 15, 2007
32
ISL6312A
C
R
2
FB
LOCATE CLOSE TO IC
(MINIMIZE CONNECTION PATH)
KEY
C
1
HEAVY TRACE ON CIRCUIT PLANE LAYER
ISLAND ON POWER PLANE LAYER
ISLAND ON CIRCUIT PLANE LAYER
VIA CONNECTION TO GROUND PLANE
+12V
R
1
FB
VDIFF
COMP
C
BIN1
C
BOOT1
VSEN
RGND
BOOT1
LOCATE NEAR SWITCHING TRANSISTORS;
(MINIMIZE CONNECTION PATH)
UGATE1
+5V
PHASE1
LGATE1
VCC
OFS
(CF1)
R
1
C
1
R
OFS
ISEN1-
ISEN1+
FS
+12V
REF
R
T
PVCC1_2
C
REF
C
(CF2)
BIN2
C
BOOT2
BOOT2
SS
UGATE2
R
SS
PHASE2
LGATE2
C
(C
)
HFOUT
BOUT
R
C
1
1
OVPSEL
LOAD
ISEN2-
ISEN2+
ISL6312A
+12V
VID7
VID6
VID5
PVCC3
C
(CF2)
BIN3
LOCATE NEAR LOAD;
(MINIMIZE CONNECTION
PATH)
VID4
VID3
VID2
VID1
VID0
C
BOOT3
BOOT3
UGATE3
PHASE3
LGATE3
VRSEL
R
C
1
1
PGOOD
+12V
ISEN3-
ISEN3+
R
EN1
+12V
+12V
EN
C
BIN4
R
EN2
BOOT
VCC
UGATE
EN_PH4
PWM4
PVCC
PHASE
DRSEL
ISL6612
R
DR
R
1
C
1
LGATE
GND
PWM
IOUT
GND
R
IOUT
ISEN4-
ISEN4+
FIGURE 25. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS
FN9290.2
February 15, 2007
33
ISL6312A
Current Sense Component Placement and Trace
Routing
Thermal Management
For maximum thermal performance in high current, high
switching frequency applications, connecting the thermal
GND pad of the ISL6312A to the ground plane with multiple
vias is recommended. This heat spreading allows the part to
achieve its full thermal potential. It is also recommended
that the controller be placed in a direct path of airflow if
possible to help thermally manage the part.
One of the most critical aspects of the ISL6312A regulator
layout is the placement of the inductor DCR current sense
components and traces. The R-C current sense components
must be placed as close to their respective ISEN+ and
ISEN- pins on the ISL6312A as possible.
The sense traces that connect the R-C sense components to
each side of the output inductors should be routed on the
bottom of the board, away from the noisy switching
components located on the top of the board. These traces
should be routed side by side, and they should be very thin
traces. It’s important to route these traces as far away from
any other noisy traces or planes as possible. These traces
should pick up as little noise as possible.
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN9290.2
February 15, 2007
34
ISL6312A
Package Outline Drawing
L48.7x7
48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 4, 10/06
4X
5.5
7.00
A
44X
6
0.50
B
PIN #1 INDEX AREA
37
48
6
1
36
PIN 1
INDEX AREA
4. 30 ± 0 . 15
12
25
(4X)
0.15
13
24
0.10 M C A B
48X 0 . 40± 0 . 1
TOP VIEW
4
0.23 +0.07 / -0.05
BOTTOM VIEW
SEE DETAIL "X"
C
C
0.10
0 . 90 ± 0 . 1
BASE PLANE
( 6 . 80 TYP )
4 . 30 )
SEATING PLANE
0.08 C
(
SIDE VIEW
( 44X 0 . 5 )
0 . 2 REF
5
C
( 48X 0 . 23 )
( 48X 0 . 60 )
0 . 00 MIN.
0 . 05 MAX.
TYPICAL RECOMMENDED LAND PATTERN
DETAIL "X"
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
Tiebar shown (if present) is a non-functional feature.
5.
6.
The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 indentifier may be
either a mold or mark feature.
FN9290.2
February 15, 2007
35
相关型号:
ISL6312ACRZ
Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10, VR11, and AMD Applications
INTERSIL
ISL6312AIRZ
Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10, VR11, and AMD Applications
INTERSIL
ISL6312CRZ
Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10, VR11, and AMD Applications
INTERSIL
ISL6312CRZ-T
Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10,VR11, and AMD Applications
INTERSIL
ISL6312CRZ-TK
Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10,VR11, and AMD Applications
INTERSIL
ISL6312IRZ
Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10, VR11, and AMD Applications
INTERSIL
ISL6312IRZ-T
Four-Phase Buck PWM Controller with Integrated MOSFET Drivers for Intel VR10,VR11, and AMD Applications
INTERSIL
©2020 ICPDF网 联系我们和版权申明