ISL9008IENZ-T [INTERSIL]

Low Noise LDO with Low IQ and High PSRR;
ISL9008IENZ-T
型号: ISL9008IENZ-T
厂家: Intersil    Intersil
描述:

Low Noise LDO with Low IQ and High PSRR

文件: 总10页 (文件大小:181K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ISL9008  
®
et  
March 11, 2008  
FN9235.1  
Low Noise LDO with Low I and High  
Q
PSRR  
Features  
• High Performance LDO With 150mA Continuous Output  
ISL9008 is a high performance single low noise, high PSRR  
LDO that delivers a continuous 150mA of load current. It has  
a low standby current and is stable with 1µF of MLCC output  
capacitance with an ESR of up to 200mΩ.  
• Excellent Transient Response to Large Current Steps  
• Excellent Load Regulation:  
< 0.1% Voltage Change Across Full Range of Load  
Current  
The ISL9008 has a high PSRR of 65dB and output noise  
• High PSRR: 65dB @ 1kHz  
less than 45µV  
. When coupled with a no load quiescent  
RMS  
• Wide Input Voltage Capability: 2.3V to 6.5V  
• Very Low Quiescent Current: 45µA  
current of 45µA (typical), and 0.5µA shutdown current, the  
ISL9008 is an ideal choice for portable wireless equipment.  
The ISL9008 comes in several fixed voltage options with  
±1.8% output voltage accuracy over temperature, line and  
load. Other output voltage options are available on request.  
• Low Dropout Voltage: Typically 200mV @ 150mA  
• Low Output Noise: Typically 45µVrms @ 100µA (1.5V)  
• Stable With 1µF to 4.7µF Ceramic Capacitors  
Pinout  
• Shutdown Pin Turns Off LDO With 1µA (max) Standby  
Current  
ISL9008  
(5 LD SC-70)  
TOP VIEW  
• Soft-Start Limits Input Current Surge During Enable  
• Current Limit and Overheat Protection  
• ±1.8% Accuracy Over All Operating Conditions  
• 5 Ld SC-70 Package  
VO  
NC  
VIN  
GND  
EN  
1
2
3
5
4
• -40°C to +85°C Operating Temperature Range  
• Pb-Free (RoHS compliant)  
Applications  
• PDAs, Cell Phones and Smart Phones  
• Portable Instruments, MP3 Players  
• Handheld Devices Including Medical Handhelds  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.  
Copyright © Intersil Americas Inc. 2006-2008. All Rights Reserved.  
1
All other trademarks mentioned are the property of their respective owners.  
ISL9008  
Ordering Information  
PACKAGE  
(Pb-Free)  
TAPE AND REEL  
PART NUMBER  
(Notes 1, 2)  
VO VOLTAGE  
PACKAGE  
DRAWING  
PART MARKING  
(Note 3)  
TEMP. RANGE (°C)  
-40 to +85  
ISL9008IENZ -T  
CBB  
CAY  
CAW  
CAV  
CAT  
CAS  
CAR  
CAP  
3.3V  
5 Ld SC-70 Tape and Reel  
5 Ld SC-70 Tape and Reel  
5 Ld SC-70 Tape and Reel  
5 Ld SC-70 Tape and Reel  
5 Ld SC-70 Tape and Reel  
5 Ld SC-70 Tape and Reel  
5 Ld SC-70 Tape and Reel  
5 Ld SC-70 Tape and Reel  
P5.049  
ISL9008IEMZ -T  
ISL9008IEKZ -T  
ISL9008IEJZ -T  
ISL9008IEHZ -T  
ISL9008IEFZ -T  
ISL9008IECZ -T  
ISL9008IEBZ -T  
NOTES:  
3.0V  
-40 to +85  
P5.049  
P5.049  
P5.049  
P5.049  
P5.049  
P5.049  
P5.049  
2.85V  
2.8V  
-40 to +85  
-40 to +85  
2.75V  
2.5V  
-40 to +85  
-40 to +85  
1.8V  
-40 to +85  
1.5V  
-40 to +85  
1. Please refer to TB347 for details on reel specifications  
2. For other output voltages, contact Intersil Marketing.  
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte  
tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.  
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC  
J STD-020.  
FN9235.1  
March 11, 2008  
2
ISL9008  
Absolute Maximum Ratings  
Thermal Information  
Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.1V  
Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +3.6V  
All Other Pins . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to (VIN + 0.3V)  
Thermal Resistance (Note 4)  
θ
(°C/W)  
565  
JA  
V
O
5 Ld SC-70 Package . . . . . . . . . . . . . . . . . . . . . . . .  
Junction Temperature Range . . . . . . . . . . . . . . . . .-40°C to +125°C  
Operating Temperature Range . . . . . . . . . . . . . . . . .-40°C to +85°C  
Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C  
Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below  
http://www.intersil.com/pbfree/Pb-FreeReflow.asp  
Recommended Operating Conditions  
Ambient Temperature Range (T ) . . . . . . . . . . . . . . .-40°C to +85°C  
A
Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.3 to 6.5V  
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and  
result in failures not covered by warranty.  
NOTE:  
4. θ is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See  
JA  
Tech Brief TB379.  
5. Limits established by characterization and are not production tested.  
Electrical Specifications Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature  
range of the device as follows:  
T
= -40°C to +85°C; V = (V +0.5V) to 6.5V with a minimum V of 2.3V; C = 1µF; C = 1µF  
IN IN IN  
A
O
O
MIN  
MAX  
PARAMETER  
DC CHARACTERISTICS  
Supply Voltage  
SYMBOL  
TEST CONDITIONS  
(Note 7 TYP (Note 7) UNITS  
V
2.3  
6.5  
65  
V
µA  
µA  
V
IN  
Ground Current  
I
Quiescent condition: I = 0µA  
45  
0.5  
2.1  
1.8  
DD  
O
Shutdown Current  
UVLO Threshold  
I
1.2  
DDS  
V
1.9  
1.6  
2.3  
UV+  
V
2.0  
V
UV-  
Regulation Voltage Accuracy  
Initial accuracy at V = V + 0.5V, I = 10mA, T = +25°C  
IN  
-0.7  
-0.8  
-1.8  
+0.7  
+0.8  
+1.8  
%
%
%
O
O
J
V
= V + 0.5V to 6.5V, I = 10µA to150mA, T =+ 25°C  
O O J  
IN  
V
= V + 0.5V to 6.5V, I = 10µA to 150mA, T = -40°C to  
IN  
O
O
J
+125°C  
Maximum Output Current  
Internal Current Limit  
I
Continuous  
150  
175  
mA  
mA  
mV  
mV  
mV  
°C  
MAX  
I
V
V
V
T
265  
300  
250  
200  
140  
110  
355  
500  
400  
325  
LIM  
Drop-out Voltage (Note 6)  
I
I
I
= 150mA; V < 2.5V  
O
DO1  
DO2  
DO3  
SD+  
O
O
O
= 150mA; 2.5V V 2.8V  
O
= 150mA; 2.8V < V  
O
Thermal Shutdown Temperature  
T
°C  
SD-  
AC CHARACTERISTICS  
Ripple Rejection (Note 6)  
I
= 10mA, V = 2.8V(min), V = 1.8V  
IN  
O
O
@ 1kHz  
65  
45  
35  
dB  
dB  
dB  
@ 10kHz  
@ 100kHz  
Output Noise Voltage (Note 6)  
V = 1.5V, T = +25°C  
O A  
BW = 10Hz to 100kHz, I = 100µA  
45  
65  
µV  
O
RMS  
RMS  
BW = 10Hz to 100kHz, I = 10mA  
µV  
O
DEVICE START-UP CHARACTERISTICS  
Device Enable tIme  
t
Time from assertion of the ENx pin to when the output voltage  
reaches 95% of the VO(nom)  
250  
500  
µs  
EN  
FN9235.1  
March 11, 2008  
3
ISL9008  
Electrical Specifications Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature  
range of the device as follows:  
T
= -40°C to +85°C; V = (V +0.5V) to 6.5V with a minimum V of 2.3V; C = 1µF; C = 1µF (Continued)  
IN IN IN  
A
O
O
MIN  
MAX  
PARAMETER  
LDO Soft-start Ramp Rate  
EN PIN CHARACTERISTICS  
Input Low Voltage  
SYMBOL  
TEST CONDITIONS  
Slope of linear portion of LDO output voltage ramp during start-up  
(Note 7 TYP (Note 7) UNITS  
t
30  
60  
µs/V  
SSR  
V
-0.3  
1.4  
0.4  
V
V
IL  
Input High Voltage  
V
V
+ 0.3  
IH  
IN  
Input Leakage Current  
Pin Capacitance  
I , I  
IL IH  
0.1  
µA  
pF  
C
Informative  
5
PIN  
NOTES:  
6. VOx = 0.98*VOx(NOM); Valid for VOx greater than 1.85V  
7. Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production tested.  
Typical Performance Curves  
0.8  
0.2  
VO = 3.3V  
+25°C  
V
I
= 3.3V  
O
= 0mA  
0.6  
0.4  
LOAD  
0.1  
0.0  
I
= 0mA  
O
0.2  
+25°C  
0.0  
-0.1  
-0.2  
-0.3  
-0.4  
I
= 75mA  
O
+85°C  
-0.2  
-0.4  
-0.6  
-0.8  
I
= 150mA  
O
-40°C  
3.3  
3.8  
4.3  
4.8  
5.3  
5.8  
6.3  
3.4  
3.8  
4.2  
4.6  
5.0  
5.4  
5.8  
6.2  
6.6  
INPUT VOLTAGE (V)  
INPUT VOLTAGE (V)  
FIGURE 2. OUTPUT VOLTAGE CHANGE (%) vs INPUT  
VOLTAGE (3.3V OUTPUT)  
FIGURE 1. OUTPUT VOLTAGE vs INPUT VOLTAGE  
(3.3V OUTPUT)  
0.10  
1.0  
V
V
= 3.8V  
= 3.3V  
IN  
O
V
V
= 3.8V  
= 3.3V  
0.08  
0.06  
0.04  
0.02  
0.00  
-0.02  
-0.04  
-0.06  
0.8  
0.6  
IN  
O
0.4  
I
= 0mA  
O
0.2  
-40°C  
I
= 75mA  
O
0.0  
+25°C  
+85°C  
-0.2  
-0.4  
-0.6  
-0.8  
-1.0  
I
= 150mA  
O
-0.08  
-0.10  
-40  
-25  
0
25  
55  
85  
0
25  
50  
75  
100  
125  
150  
175  
TEMPERATURE (°C)  
LOAD CURRENT - I (mA)  
O
FIGURE 4. OUTPUT VOLTAGE vs TEMPERATURE  
FIGURE 3. OUTPUT VOLTAGE vs LOAD CURRENT  
FN9235.1  
March 11, 2008  
4
ISL9008  
Typical Performance Curves (Continued)  
2.9  
2.8  
2.7  
2.6  
2.5  
2.4  
2.3  
3.4  
3.3  
3.2  
V
= 3.3V  
O
3.1  
3.0  
2.9  
2.8  
2.7  
2.6  
2.5  
2.4  
2.3  
+25°C  
I
= 0mA  
O
I
= 0mA  
O
I
= 75mA  
O
I
= 75mA  
O
I
= 150mA  
O
I
= 150mA  
O
V
= 2.8V  
O
+25°C  
2.5  
3.0  
3.5  
4.0  
4.5  
5.0  
5.5  
6.0  
6.5  
2.6  
3.1  
3.6  
4.1  
4.6  
5.1  
5.6  
6.1  
6.6  
INPUT VOLTAGE (V)  
INPUT VOLTAGE (V)  
FIGURE 6. DROPOUT VOLTAGE vs INPUT VOLTAGE  
(2.8V OUTPUT)  
FIGURE 5. DROPOUT VOLTAGE vs INPUT VOLTAGE  
(3.3V OUTPUT)  
225  
250  
200  
150  
VO = 3.3V  
200  
+25°C  
175  
150  
125  
100  
75  
+85°C  
-40°C  
V
= 2.8V  
O
V
= 3.3V  
O
100  
50  
0
50  
25  
0
0
25  
50  
75  
100  
125  
150  
175  
0
25  
50  
75  
100  
125  
150  
175  
OUTPUT LOAD (mA)  
OUTPUT LOAD (mA)  
FIGURE 7. DROPOUT VOLTAGE vs LOAD CURRENT  
FIGURE 8. DROPOUT VOLTAGE vs LOAD CURRENT  
140  
90  
120  
100  
80  
60  
40  
20  
0
75  
60  
45  
30  
15  
0
-40°C  
+25°C  
+85°C  
+85°C  
+25°C  
-40°C  
V
V
= 3.8V  
= 3.3V  
IN  
V
I
= 3.3V  
= 0µA  
O
O
O
0
25  
50  
75  
100  
125  
150  
175  
1.5  
2.0  
2.5  
3.0  
3.5  
4.0 4.5  
5.0  
5.5  
6.0  
6.5  
LOAD CURRENT (mA)  
INPUT VOLTAGE (V)  
FIGURE 10. GROUND CURRENT vs LOAD  
FIGURE 9. GROUND CURRENT vs INPUT VOLTAGE  
FN9235.1  
March 11, 2008  
5
ISL9008  
Typical Performance Curves (Continued)  
115  
IL = 150mA  
105  
95  
85  
75  
65  
55  
45  
35  
V
V
= 5.0V  
= 3.3V  
= 150mA  
IN  
O
3
2
1
0
5
0
I
L
C
= 1µF  
L
IL = 75mA  
V
V
= 3.8V  
= 3.3V  
IN  
O
IL = 0mA  
0
100 200 300 400 500 600 700 800 900 1000  
TIME (µs)  
-40 -30 -20 -10  
0
10 20 30 40 50 60 70 80 90  
TEMPERATURE (°C)  
FIGURE 11. GROUND CURRENT vs TEMPERATURE  
FIGURE 12. TURN ON/TURN OFF RESPONSE  
V
I
= 3.3V  
V
I
= 2.8V  
O
O
= 150mA  
= 150mA  
LOAD  
LOAD  
C
C
= 1µF  
= 0.01µF  
C
C
= 1µF  
= 0.01µF  
LOAD  
LOAD  
BYP  
BYP  
4.3V  
3.6V  
4.2V  
3.5V  
10mV/DIV  
10mV/DIV  
400µs/DIV  
400µs/DIV  
FIGURE 13. LINE TRANSIENT RESPONSE, 3.3V OUTPUT  
FIGURE 14. LINE TRANSIENT RESPONSE, 2.8V OUTPUT  
80  
10mA  
70  
V
= 3.3V  
= 3.8V  
O
V
IN  
60  
50mA  
I
50  
40  
30  
LOAD  
100mA  
100µA  
V
V
= 3.9V  
= 1.8V  
IN  
O
C
= 0.1µF  
20  
10  
BYP  
VO (10mV/DIV)  
1.0 ms/DIV  
C
= 1µF  
Load  
0.1k  
1k  
10k  
100k  
1M  
FREQUENCY (Hz)  
FIGURE 16. PSRR vs FREQUENCY  
FIGURE 15. LOAD TRANSIENT RESPONSE  
FN9235.1  
March 11, 2008  
6
ISL9008  
Typical Performance Curves (Continued)  
2.0  
1.0  
10mA  
0.1  
V
V
= 3.9V  
= 1.8V  
IN  
O
100µA  
0.01  
C
C
C
= 0.1µF  
BYP  
= 1µF  
IN  
LOAD  
= 1µF  
100  
0.001  
10  
1k  
10k  
100k  
1M  
FREQUENCY (Hz)  
FIGURE 17. SPECTRAL NOISE DENSITY vs FREQUENCY  
Pin Description  
PIN  
PIN  
NUMBER  
NAME  
DESCRIPTION  
1
VIN  
Supply Voltage/LDO Input:  
Connect a 1µF capacitor to GND.  
2
3
4
5
GND  
EN  
GND is the connection to system ground. Connect to PCB Ground plane.  
Output Enable. When this signal goes high, the LDO is turned on.  
No Connect  
NC  
VO  
LDO Output:  
Connect a 1µF capacitor of value to GND  
Typical Application  
ISL9008  
5
4
1
2
3
VIN (2.3 TO 5V)  
VOUT  
VIN  
VO  
NC  
GND  
EN  
ON  
ENABLE  
OFF  
C1  
C2  
C1, C2: 1µF X5R CERAMIC CAPACITOR  
C3: 0.1µF X5R CERAMIC CAPACITOR  
FN9235.1  
March 11, 2008  
7
ISL9008  
Block Diagram  
VIN  
VO  
SHORT CIRCUIT,  
THERMAL PROTECTION,  
SOFT-START  
CONTROL  
LOGIC  
UVLO  
GND  
SD  
+
-
1.0V  
0.94V  
0.9V  
BANDGAP AND  
TEMPERATURE  
SENSOR  
VOLTAGE AND  
REFERENCE  
GENERATOR  
GND  
FN9235.1  
March 11, 2008  
8
ISL9008  
references required for current generation and  
over-temperature detection.  
Functional Description  
The ISL9008 contains all circuitry required to implement a  
high performance LDO. High performance is achieved  
through a circuit that delivers fast transient response to  
varying load conditions. In a quiescent condition, the  
ISL9008 adjusts its biasing to achieve the lowest standby  
current consumption.  
A current generator provides references required for  
adaptive biasing as well as references for LDO output  
current limit and thermal shutdown determination.  
LDO Regulation and Programmable Output Divider  
The LDO Regulator is implemented with a high-gain  
operational amplifier driving a PMOS pass transistor. The  
design of the ISL9008 provides a regulator that has low  
quiescent current, fast transient response, and overall  
stability across all operating and load current conditions.  
LDO stability is guaranteed for a 1µF to 4.7µF output  
capacitor that has a tolerance better than 20% and ESR less  
than 200mΩ. The design is performance-optimized for a 1µF  
capacitor. Unless limited by the application, use of an output  
capacitor value above 4.7µF is not recommended as LDO  
performance improvement is minimal.  
The device also integrates current limit protection, smart  
thermal shutdown protection, and soft-start. Smart thermal  
shutdown protects the device against overheating. Soft-start  
minimizes start-up input current surges without causing  
excessive device turn-on time.  
Power Control  
The ISL9008 has an enable pin, (EN), to control power to the  
LDO output. When EN is low, the device is in shutdown  
mode. In this condition, all on-chip circuits are off, and the  
device draws minimum current, typically less than 0.3µA.  
When the EN pin goes high, the device first polls the output  
of the UVLO detector to ensure that VIN voltage is at least  
2.1V (typical). Once verified, the device initiates a start-up  
sequence. During the start-up sequence, trim settings are  
first read and latched. Then, sequentially, the bandgap,  
reference voltage and current generation circuitry turn-on.  
Once the references are stable, the LDO powers-up.  
Soft-start circuitry integrated into each LDO limits the initial  
ramp-up rate to about 30µs/V to minimize current surge. The  
ISL9008 provides short-circuit protection by limiting the  
output current to about 200mA (typ).  
The LDO uses an independently trimmed 1V reference as its  
input. An internal resistor divider drops the LDO output voltage  
down to 1V. This is compared to the 1V reference for regulation.  
The resistor division ratio is programmed in the factory.  
During operation, whenever the VIN voltage drops below  
about 1.84V, the ISL9008 immediately disables the LDO  
output. When VIN rises back above 2.1V (assuming the EN  
pin is high), the device re-initiates its start-up sequence and  
LDO operation resumes automatically.  
Overheat Detection  
The bandgap outputs a proportional-to-temperature current  
that is indicative of the temperature of the silicon. This  
current is compared with references to determine if the  
device is in danger of damage due to overheating. When the  
die temperature reaches about +140°C, the LDO  
momentarily shuts down until the die cools sufficiently. In the  
overheat condition, if the LDO sources more than 50mA it  
will be shut off. Once the die temperature falls back below  
about +110°C, the disabled LDO is re-enabled and soft-start  
automatically takes place.  
Reference Generation  
The reference generation circuitry includes a trimmed  
bandgap, a trimmed voltage reference divider, a trimmed  
current reference generator, and an RC noise filter.  
The bandgap generates a zero temperature coefficient (TC)  
voltage for the regulator reference and other voltage  
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.  
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality  
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without  
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and  
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result  
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.  
For information regarding Intersil Corporation and its products, see www.intersil.com  
FN9235.1  
March 11, 2008  
9
ISL9008  
Small Outline Transistor Plastic Packages (SC70-5)  
D
P5.049  
VIEW C  
5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE  
INCHES MILLIMETERS  
MIN  
e1  
SYMBOL  
MAX  
0.043  
0.004  
0.039  
0.012  
0.010  
0.009  
0.009  
0.085  
0.094  
0.053  
MIN  
0.80  
0.00  
0.80  
0.15  
0.15  
0.08  
0.08  
1.85  
1.80  
1.15  
MAX  
1.10  
0.10  
1.00  
0.30  
0.25  
0.22  
0.20  
2.15  
2.40  
1.35  
NOTES  
5
1
4
A
A1  
A2  
b
0.031  
0.000  
0.031  
0.006  
0.006  
0.003  
0.003  
0.073  
0.071  
0.045  
-
-
-
-
E
C
L
C
E1  
L
2
3
b
b1  
c
e
6
6
3
-
C
L
c1  
D
0.20 (0.008) M  
C
C
C
L
E
E1  
e
3
-
SEATING  
PLANE  
0.0256 Ref  
0.0512 Ref  
0.010 0.018  
0.65 Ref  
1.30 Ref  
0.26 0.46  
A2  
A1  
A
e1  
L
-
-C-  
4
-
L1  
L2  
0.017 Ref.  
0.420 Ref.  
0.10 (0.004)  
C
0.006 BSC  
o
0.15 BSC  
o
o
o
0
8
0
8
-
α
N
b
WITH  
5
5
5
PLATING  
b1  
R
0.004  
0.004  
-
0.10  
0.15  
-
R1  
0.010  
0.25  
c
c1  
Rev. 3 7/07  
NOTES:  
BASE METAL  
1. Dimensioning and tolerances per ASME Y14.5M-1994.  
2. Package conforms to EIAJ SC70 and JEDEC MO-203AA.  
4X θ1  
3. Dimensions D and E1 are exclusive of mold flash, protrusions,  
or gate burrs.  
R1  
4. Footlength L measured at reference to gauge plane.  
5. “N” is the number of terminal positions.  
R
6. These Dimensions apply to the flat section of the lead between  
0.08mm and 0.15mm from the lead tip.  
GAUGE PLANE  
SEATING  
PLANE  
7. Controlling dimension: MILLIMETER. Converted inch dimen-  
sions are for reference only.  
L
C
α
L2  
L1  
4X θ1  
VIEW C  
0.4mm  
0.75mm  
2.1mm  
0.65mm  
TYPICAL RECOMMENDED LAND PATTERN  
FN9235.1  
March 11, 2008  
10  

相关型号:

ISL9011

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011A

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011AIRBBZ

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011AIRBBZ-T

Dual LDO with Low Noise, Low IQ, and High PSRR; DFN10; Temp Range: -40&deg; to 85&deg;C
RENESAS

ISL9011AIRBCZ

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011AIRBJZ

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011AIRBJZ-T

Dual LDO with Low Noise, Low IQ, and High PSRR; DFN10; Temp Range: -40&deg; to 85&deg;C
RENESAS

ISL9011AIRBLZ

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011AIRCCZ

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011AIRCJZ

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011AIRFCZ

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL

ISL9011AIRFDZ

Dual LDO with Low Noise, Low IQ, and High PSRR
INTERSIL