LT1776IS8#PBF [Linear]
暂无描述;型号: | LT1776IS8#PBF |
厂家: | Linear |
描述: | 暂无描述 稳压器 开关式稳压器或控制器 电源电路 开关式控制器 光电二极管 |
文件: | 总20页 (文件大小:150K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
LT1776
Wid e Inp ut Ra ng e ,
Hig h Effic ie nc y, Ste p -Do wn
Switc hing Re g ula to r
U
FEATURES
DESCRIPTIO
The LT®1776 is a wide input range, high efficiency Buck
(step-down) switching regulator. The monolithic die in-
cludes all oscillator, control and protection circuitry. The
part can accept input voltages as high as 60V and contains
an output switch rated at 700mA peak current. Current
mode control delivers excellent dynamic input supply
rejection and short-circuit protection.
■
Wide Input Range: 7.4V to 40V
Tolerates Input Transients to 60V
700mA Peak Switch Rating
Adaptive Switch Drive Maintains Efficiency at High
Load Without Pulse Skipping at Light Load
True Current Mode Control
200kHz Fixed Operating Frequency
Synchronizable to 400kHz
■
■
■
■
■
■
The LT1776 contains several features to enhance effi-
ciency. The internal control circuitry is normally powered
■
Low Supply Current in Shutdown: 30µA
Available in 8-Pin SO and PDIP Packages
■
via the V pin, thereby minimizing power drawn directly
CC
U
from the V supply (see Applications Information). The
IN
APPLICATIO S
■
action of the LT1776 switch circuitry is also load depen-
dent. At medium to high loads, the output switch circuitry
maintains fast rise time for good efficiency. At light loads,
rise time is deliberately reduced to avoid pulse skipping
behavior.
Automotive DC/DC Converters
Cellular Phone Battery Charger Accessories
IEEE 1394 Step-Down Converters
■
■
The available SO-8 package and 200kHz switching fre-
quency allow for minimal PC board area requirements.
, LTC and LT are registered trademarks of Linear Technology Corporation.
U
TYPICAL APPLICATIO
V
IN
Efficiency vs V and ILOAD
IN
8V TO 40V
5
90
80
70
60
50
40
30
20
V
IN
1
2
3
SHDN
V
CC
100µH*
5V
400mA
36.5k
1%
V
SW
+
+
100µF
10V
39µF
63V
MBR160
LT1776
7
8
FB
6
SYNC
V
C
2200pF
V
V
IN
= 10V
= 20V
12.1k
1%
IN
100pF
22k
GND
4
V
= 30V
= 40V
IN
V
IN
*43T #30 ON MAGNETICS
MPP #55030
1776 F01
1
10
100
1000
LOAD CURRENT (mA)
1776 TA01
Figure 1
1
LT1776
W W
U W
U
W
U
ABSOLUTE MAXIMUM RATINGS
(Note 1)
PACKAGE/ORDER INFORMATION
ORDER PART
Supply Voltage (Note 5) .......................................... 60V
Switch Voltage (Note 5)........................................... 60V
SHDN, SYNC Pin Voltage........................................... 7V
TOP VIEW
NUMBER
SHDN
1
2
3
4
8
7
6
5
V
C
LT1776CN8
LT1776CS8
LT1776IN8
LT1776IS8
V
CC
FB
V Pin Voltage ....................................................... 30V
CC
V
SW
SYNC
FB Pin Voltage ........................................................... 3V
Operating Junction Temperature Range
LT1776C................................................ 0°C to 125°C
LT1776I ............................................ –40°C to 125°C
Storage Temperature Range ................. –65°C to 150°C
Lead Temperature (Soldering, 10 sec).................. 300°C
GND
V
IN
N8 PACKAGE
8-LEAD PDIP
S8 PACKAGE
8-LEAD PLASTIC SO
S8 PART MARKING
T
T
JMAX = 125°C, θJA = 130°C/ W (N8)
JMAX = 125°C, θJA = 110°C/ W (S8)
1776
1776I
Consult factory for Military grade parts.
ELECTRICAL CHARACTERISTICS
The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are TA = 25°C.
V = 40V, VSW open, VCC = 5V, V = 1.4V unless otherwise noted.
IN
C
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Power Supplies
Minimum Input Voltage
V
IN(MIN)
6.7
7.0
7.4
V
V
●
●
Thermally Limited Continuous Operating Voltage
40
V
I
V
Supply Current
Supply Current
Dropout Voltage
V = 0V
620
800
900
µA
µA
VIN
IN
C
●
●
I
V
CC
V = 0V
C
3.2
4.0
5.0
mA
mA
VCC
V
V
CC
(Note 2)
2.8
30
3.1
V
VCC
Shutdown Mode I
V
SHDN
= 0V
50
75
µA
µA
VIN
●
●
Feedback Amplifier
Reference Voltage
V
1.225
1.215
1.240
1.255
1.265
V
V
REF
I
FB Pin Input Bias Current
600
650
1500
nA
IN
g
Feedback Amplifier Transconductance
∆lc = ±10µA
400
200
1000
1500
µmho
µmho
m
●
●
I
, I
Feedback Amplifier Source or Sink Current
60
45
100
2.0
170
220
µA
µA
SRC SNK
V
Feedback Amplifier Clamp Voltage
Reference Voltage Line Regulation
Voltage Gain
V
%/V
V/V
CL
12V ≤ V ≤ 60V
●
0.01
IN
200
600
Output Switch
V
Output Switch On Voltage
Switch Current Limit
I
= 0.5A
1.0
1.5
1.0
V
A
ON
SW
I
(Note 3)
●
0.55
0.9
0.70
LIM
Current Amplifier
Control Pin Threshold
Control Voltage to Switch Transconductance
Duty Cycle = 0%
1.1
2
1.25
V
A/V
2
LT1776
ELECTRICAL CHARACTERISTICS
The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are TA = 25°C.
V = 40V, VSW open, VCC = 5V, V = 1.4V unless otherwise noted.
IN
C
SYMBOL
Timing
f
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Switching Frequency
180
170
200
220
230
kHz
kHz
●
●
Maximum Switch Duty Cycle
Minimum Switch On Time
85
90
%
ns
t
High dV/dt Mode, R = 39Ω (Note 4)
300
ON(MIN)
L
Boost Operation
V Pin Boost Threshold
1.35
0.2
V
V/ns
V/ns
C
dV/dt Below Threshold
dV/dt Above Threshold
1.6
Sync Function
Minimum Sync Amplitude
Synchronization Range
SYNC Pin Input R
●
●
1.5
40
2.2
V
kHz
kΩ
(Note 6)
250
0.2
400
SHDN Pin Function
V
SHDN
Shutdown Mode Threshold
0.5
V
V
●
0.8
Upper Lockout Threshold
Lower Lockout Threshold
Shutdown Pin Current
Switching Action On
Switching Action Off
1.260
1.245
V
V
I
V
SHDN
= 0V
12
2.5
20
10
µA
µA
SHDN
V
SHDN
= 1.25V
Note 1: Absolute Maximum Ratings are those values beyond which the life
Note 5: Parts are guaranteed to survive 60V on V and V . However,
IN SW
thermal constraints will limit V in some applications, depending primarily
of a device may be impaired.
IN
on maximum output current and switching frequency. See Applications
section for more information.
Note 2: Control circuitry powered from V .
CC
Note 3: Switch current limit is DC trimmed and tested in production.
Inductor dl/dt rate will cause a somewhat higher current limit in actual
application.
Note 6: Internal oscillator is guaranteed to sync up to 400kHz. However,
thermal constraints and/or controllability issues may place a lower limit on
switching frequency in actual usage. See Applications section for more
information.
Note 4: Minimum switch on time is production tested with a 39Ω resistive
load to ground.
3
LT1776
TYPICAL PERFORMANCE CHARACTERISTICS
U W
Minimum Input Voltage vs
Temperature
Switch Current Limit vs
Duty Cycle
Switch-On Voltage vs
Switch Current
7.4
7.2
7.0
6.8
6.6
6.4
6.2
6.0
1.50
1.25
1.00
0.75
0.50
0.25
0
1000
800
600
400
200
0
T = 25°C
A
25°C
–55°C
125°C
50
TEMPERATURE (°C)
100 125
0
100 200 300 400 500 600 700
SWITCH CURRENT (mA)
1776 G02
0
10 20 30
50 60 70 80 90 100
–50 –25
0
25
75
40
DUTY CYCLE (%)
1776 G01
1776 G03
SHDN Pin Shutdown Threshold
vs Temperature
SHDN Pin Input Current
vs Voltage
SHDN Pin Lockout Thresholds
vs Temperature
900
800
700
600
500
400
300
200
5
0
1.30
1.28
1.26
1.24
1.22
1.20
UPPER THRESHOLD
LOWER THRESHOLD
–5
–10
–15
–20
25°C
–55°C
125°C
50
TEMPERATURE (°C)
100 125
0
1
3
4
5
50
TEMPERATURE (°C)
100 125
–50 –25
0
25
75
2
–50 –25
0
25
75
SHDN PIN VOLTAGE (V)
LT1776 G04
1776 G05
LT1776 G06
Switching Frequency
vs Temperature
Minimum Synchronization Voltage
vs Temperature
Switch Minimum On-Time
vs Temperature
2.25
2.00
1.75
1.50
1.25
1.00
0.75
215
210
205
200
195
190
185
600
500
400
300
200
100
0
V
= 40V
= 39Ω
IN
R
L
FB =
50
TEMPERATURE (°C)
100 125
50
TEMPERATURE (°C)
100 125
–50 –25
0
25
75
–50 –25
0
25
75
50
TEMPERATURE (°C)
100 125
–50 –25
0
25
75
1776 G08
1776 G07
1776 G09
4
LT1776
U W
TYPICAL PERFORMANCE CHARACTERISTICS
V Pin Switching Threshold,
C
Boost Threshold, Clamp Voltage
vs Temperature
Feedback Amplifier Output
Current vs FB Pin Voltage
Error Amplifier Transconductance
vs Temperature
750
700
650
600
550
500
450
400
2.2
2.0
1.8
1.6
1.4
1.2
1.0
0.8
100
50
25°C
–55°C
125°C
CLAMP
VOLTAGE
0
BOOST
THRESHOLD
–50
–100
–150
SWITCHING
THRESHOLD
50
TEMPERATURE (°C)
100 125
–50 –25
0
25
75
50
100 125
1.0
1.1
1.3
FB PIN VOLTAGE (V)
1.4
1.5
–50 –25
0
25
75
1.2
TEMPERATURE (°C)
LT1776 G12
LT1776 G10
1776 G11
U
U
U
PIN FUNCTIONS
SHDN (Pin 1): When pulled below the shutdown mode
If the output capacitor is located more than one inch from
threshold, nominally0.30V, this pinturns offtheregulator
the V pin, a separate 0.1µF bypass capacitor to ground
CC
and reduces V input current to a few tens of microam-
may be required right at the pin.
IN
peres (shutdown mode).
VSW (Pin 3): This is the emitter node of the output switch
Whenthis pinis heldabovetheshutdownmodethreshold,
but below the lockout threshold, the part will be opera-
tional with the exception that output switching action will
be inhibited (lockout mode). A user-adjustable undervolt-
age lockout can be implemented by driving this pin from
and has large currents flowing through it. This node
moves at a high dV/dt rate, especially when in “boost”
mode. Keep the traces to the switching components as
short as possible to minimize electromagnetic radiation
and voltage spikes.
an external resistor divider to V . This action is logically
“ANDed” with the internal UVLO, set at nominally 6.7V,
IN
GND (Pin 4): This is the device ground pin. The internal
reference and feedback amplifier are referred to it. Keep
such that minimum V can be increased above 6.7V, but
IN
the ground path connection to the FB divider and the V
C
not decreased (see Applications Information).
compensation capacitor free of large ground currents.
If unused, this pin should be left open. However, the high
impedance nature of this pin renders it susceptible to
V (Pin 5): This is the high voltage supply pin for the
outputswitch.Italsosupplies powertotheinternalcontrol
IN
coupling from the high speed V node, so a small
SW
circuitry during start-up conditions or if the V pin is left
CC
capacitor to ground, typically 100pF or so is recom-
mended when the pin is left “open”.
open. A high quality bypass capacitor which meets the
input ripple current requirements is needed here. (See
Applications Information).
V (Pin 2): This pin is used to power the internal control
CC
circuitry off of the switching supply output. Proper use of
this pin enhances overall power supply efficiency. During
start-up conditions, internal control circuitry is powered
SYNC (Pin 6): Pin used to synchronize internal oscillator
to the external frequency reference. It is directly logic
compatible and can be driven with any signal between
directly from V .
IN
5
LT1776
U
U
U
PIN FUNCTIONS
abnormally low, e.g., 2/3 of normal or less. This feature
helps maintain proper short-circuit protection.
10% and 90% duty cycle. The sync function is internally
disabled if the FB pin voltage is low enough to cause
oscillatorslowdown.Ifunused,this pinshouldbegrounded.
V (Pin 8): This is the control voltage pin which is the
C
output of the feedback amplifier and the input of the
currentcomparator.Frequencycompensationoftheover-
allloopis effectedbyplacingacapacitor, (orinmostcases
a series RC combination) between this node and ground.
FB (Pin 7): This is the inverting input to the feedback
amplifier. The noninverting input of this amplifier is inter-
nally tied to the 1.24V reference. This pin also slows down
the frequency of the internal oscillator when its voltage is
W
BLOCK DIAGRA
5
V
IN
2
1
V
CC
R1
R
SENSE
V
BG
SHDN
BIAS
OSC
V
B
Q3
I
SWDR
COMP
Q4
Q2
SWDR
SWON
BOOST
SWOFF
Q1
LOGIC
SYNC
GND
6
4
V
SW
3
D1
I
SWON
BOOST
COMP
I
I
V
8
7
C
V
TH
FB
AMP
BOOST
FB
SWOFF
Q5
gm
I
V
BG
1776 BD
6
LT1776
W U
W
TIMING DIAGRAMS
High dV/dt Mode
Low dV/dt Mode
V
IN
V
IN
V
SW
V
SW
0
0
SWDR
SWON
BOOST
SWOFF
SWDR
SWON
BOOST
SWOFF
1776 TD01
1776 TD02
U
OPERATIO
Fast positive-going slew rate action is provided by lateral
PNP Q3 driving the Darlington arrangement of Q1 and Q2.
The extra β available from Q2 greatly reduces the drive
requirements of Q3.
The LT1776 is a current mode switching regulator IC that
has been optimized for high efficiency operation in high
input voltage, low output voltage buck topologies. The
Block Diagram shows an overall view of the system.
Several of the blocks are straightforward and similar to
those found in traditional designs, including: Internal Bias
Regulator, Oscillator and Feedback Amplifier. The novel
portion includes an elaborate Output Switch section and
Logic Section to provide the control signals required by
the switch section.
Although desirable for dynamic reasons, this topology
alone will yield a large DC forward voltage drop. A second
lateral PNP, Q4, acts directly on the base of Q1 to reduce
the voltage drop after the slewing phase has taken place.
To achieve the desired high slew rate, PNPs Q3 and Q4 are
“force-fed” packets of charge via the current sources
controlled by the boost signal.
The LT1776 operates much the same as traditional
current mode switchers, the major difference being its
specialized output switch section. Due to space con-
straints, this discussion will not reiterate the basics of
current mode switcher/controllers and the “buck” topol-
ogy. A good source of information on these topics is
Application Note 19.
Please refer to the High dV/dt Mode Timing Diagram. A
typical oscillator cycle is as follows: The logic section first
generates an SWDR signal that powers up the current
comparatorandallows ittimetosettle.About1µs later,the
SWON signal is asserted and the BOOST signal is pulsed
for a few hundred nanoseconds. After a short delay, the
V
SW pin slews rapidly to V . Later, after the peak switch
IN
Output Switch Theory
current indicated by the control voltage V has been
C
One of the classic problems in delivering low output
voltage from high input voltage at good efficiency is that
minimizing AC switching losses requires very fast volt-
age (dV/dt) and current (dI/dt) transition at the output
device. This is in spite of the fact that in a bipolar
implementation, slow lateral PNPs must be included in
the switching signal path.
reached (current mode control), the SWON and SWDR
signals are turned off, and SWOFF is pulsed for several
hundred nanoseconds. The use of an explicit turn-off
device, i.e., Q5, improves turn-off response time and thus
aids both controllability and efficiency.
7
LT1776
U
OPERATIO
The system as previously described handles heavy loads
(continuous mode) at good efficiency, but it is actually
counterproductive for light loads. The method of jam-
ming charge into the PNP bases makes it difficult to turn
them off rapidly and achieve the very short switch ON
times required by light loads in discontinuous mode.
Furthermore, the high leading edge dV/dt rate similarly
adversely affects light load controllability.
signal alone, drives Q4 and this transistor drives Q1 by
itself. The absence of a boost pulse, plus the lack of a
second NPN driver, result in a much lower slew rate which
aids light load controllability.
A further aid to overall efficiency is provided by the
specialized bias regulator circuit, which has a pair of
inputs, V and V . The V pin is normally connected to
IN
CC
CC
the switching supply output. During start-up conditions,
The solution is to employ a “boost comparator” whose
the LT1776 powers itself directly from V . However, after
IN
inputs are the V control voltage and a fixed internal
the switching supply output voltage reaches about 2.9V,
the bias regulator uses this supply as its input. Previous
generation buck controller ICs without this provision
typically required hundreds of milliwatts of quiescent
power when operating at high input voltage. This both
degraded efficiency and limited available output current
due to internal heating.
C
threshold reference, V . (Remember that in a current
TH
mode switching topology, the V voltage determines the
C
peak switch current.) When the V signal is above V , the
C
TH
previously described “high dV/dt” action is performed.
When the V signal is below V , the boost pulses are
C
TH
absent, as can be seen in the Low dV/dt Mode Timing
Diagram. Now the DC current, activated by the SWON
U
W
U U
APPLICATIONS INFORMATION
For example, substituting 40V, 5V, 200mA and 200kHz
Selecting a Power Inductor
respectively for V , VOUT, IPK and f yields a value of about
IN
There are several parameters to consider when selecting
a power inductor. These include inductance value, peak
current rating (to avoid core saturation), DC resistance,
construction type, physical size, and of course, cost.
100µH. Notethatthelefthalfofthis expressionis indepen-
dent of input voltage while the right half is only a weak
function of V when V is much greater than VOUT. This
IN
IN
means that a single inductor value will work well over a
range of “high” input voltage. And although a progres-
Inatypicalapplication,properinductancevalueis dictated
bymatchingthediscontinuous/continuous crossoverpoint
withtheLT1776internallow-to-highdV/dtthreshold. This
is the best compromise between maintaining control with
light loads while maintaining good efficiency with heavy
loads. The fixed internal dV/dt threshold has a nominal
sively smaller inductor is suggested as V begins to
IN
approach VOUT, note that the much higher ON duty cycles
under these conditions are much more forgiving with
respect to controllability and efficiency issues. Therefore
when a wide input voltage range must be accommodated,
say 10V to 40V for 5VOUT, the user should choose an
inductance value based on the maximum input voltage.
value of 1.4V, which referred to the V pin threshold and
C
control voltage to switch transconductance, corresponds
to a peak current of about 200mA. Standard buck con-
verter theory yields the following expression for induc-
tance at the discontinuous/continuous crossover:
Once the inductance value is decided, inductor peak
current rating and resistance need to be considered. Here,
the inductor peak current rating refers to the onset of
saturation in the core material, although manufacturers
sometimes specify a “peak current rating” which is de-
rived from a worst-case combination of core saturation
andself-heatingeffects.Inductorwindingresistancealone
V
V – V
IN OUT
OUT
L =
f•I
V
IN
PK
8
LT1776
U
W
U U
APPLICATIONS INFORMATION
limits the inductor’s current carrying capability as the I2R
power threatens to overheat the inductor. If applicable,
remember to include the condition of output short circuit.
Although the peak current rating of the inductor can be
exceeded in short-circuit operation, as core saturation per
se is not destructive to the core, excess resistive self-
heating is still a potential problem.
result in poor RFI behavior and if the overshoot is severe
enough, damage the IC itself.
Selecting Bypass Capacitors
The basic topology as shown in Figure 1 uses two bypass
capacitors, one for the V input supply and one for the
IN
VOUT output supply.
The final inductor selection is generally based on cost,
which usually translates into choosing the smallest physi-
cal size part that meets the desired inductance value,
resistance and current carrying capability. An additional
factor to consider is that of physical construction. Briefly
stated, “open” inductors built on a rod- or barrel-shaped
core generally offer the smallest physical size and lowest
cost. However their open construction does not contain
the resulting magnetic field, and they may not be accept-
able in RFI-sensitive applications. Toroidal style induc-
tors, many available in surface mount configuration, offer
improved RFI performance, generally at an increase in
cost and physical size. And although custom design is
always a possibility, most potential LT1776 applications
can be handled by the array of standard, off-the-shelf
inductor products offered by the major suppliers.
User selection of an appropriate output capacitor is rela-
tivelyeasy,as this capacitorsees onlytheACripplecurrent
in the inductor. As the LT1776 is designed for buck or
step-down applications, output voltage will nearly always
be compatible with tantalum type capacitors, which are
generally available in ratings up to 35V or so. These
tantalum types offer good volumetric efficiency and many
areavailablewithspecifiedESRperformance.Theproduct
ofinductorACripplecurrentandoutputcapacitorESRwill
manifestitselfas peak-to-peakvoltagerippleontheoutput
node. (Note: If this ripple becomes too large, heavier
control loop compensation, at least at the switching fre-
quency, may be required on the V pin.) The most de-
C
manding applications, requiring very low output ripple,
may be best served not with a single extremely large
output capacitor, but instead by the common technique of
a separate L/C lowpass post filter in series with the output.
(In this case, “Two caps are better than one”.)
Selecting Freewheeling Diode
Highestefficiencyoperationrequires theuseofaSchottky
type diode. DC switching losses are minimized due to its
low forward voltage drop, and AC behavior is benign due
to its lack of a significant reverse recovery time. Schottky
diodes are generally available with reverse voltage ratings
of60Vandeven100V,andarepricecompetitivewithother
types.
The input bypass capacitor is normally a more difficult
choice. In a typical application e.g., 40V to 5VOUT
,
IN
relatively heavy V current is drawn by the power switch
IN
for only a small portion of the oscillator period (low ON
duty cycle). The resulting RMS ripple current, for which
the capacitor must be rated, is often several times the DC
average V current. Similarly, the “glitch” seen on the V
IN
IN
The use of so-called “ultrafast” recovery diodes is gener-
ally not recommended. When operating in continuous
mode, the reverse recovery time exhibited by “ultrafast”
diodes will result in a slingshot type effect. The power
supply as the power switch turns on and off will be related
to the product of capacitor ESR, and the relatively high
instantaneous current drawn by the switch. To compound
these problems is the fact that most of these applications
will be designed for a relatively high input voltage, for
whichtantalumcapacitors aregenerallyunavailable.Rela-
tively bulky “high frequency” aluminum electrolytic types,
specifically constructed and rated for switching supply
applications, may be the only choice.
internalswitchwillrampupV currentintothediodeinan
IN
attempt to get it to recover. Then, when the diode has
finallyturnedoff,sometens ofnanoseconds later,theV
SW
node voltage ramps up at an extremely high dV/dt, per-
haps 5 to even 10V/ns ! With real world lead inductances,
the VSW node can easily overshoot the V rail. This can
IN
9
LT1776
U
W
U U
APPLICATIONS INFORMATION
Input Voltage vs Operating Frequency Considerations
resulting ramping current behavior helps overdrive the
current comparator (current mode switching) and reduce
its propagation delay, hastening output switch turnoff.
Second, and more importantly, actual power supply op-
TheabsolutemaximuminputsupplyvoltagefortheLT1776
is specified at 60V. This is based solely on internal semi-
conductor junction breakdown effects. Due to internal
eration involves a feedback amplifier that adjusts the V
C
power dissipation, the actual maximum V achievable in
IN
nodecontrolvoltagetomaintainproperoutputvoltage. As
progressively shorter ON times are required, the feedback
a particular application may be less than this.
A detailed theoretical basis for estimating internal power
loss is given in the section, Thermal Considerations. Note
that AC switching loss is proportional to both operating
frequency and output current. The majority of AC switch-
ing loss is also proportional to the square of input voltage.
loop acts to reduce V , and the resulting overdrive further
C
reduces the propagation delay in the current comparator.
Asuggestedworst-caselimitforminimumswitchONtime
in actual operation is 350ns.
A potential controllability problem arises if the LT1776 is
called upon to produce an ON time shorter than its ability.
For example, while the combination of V = 40V, VOUT
=
IN
5V at 500mA and fOSC = 200kHz may be easily achievable,
Feedback loop action will lower then reduce the V control
C
simultaneously raising V to 60V and fOSC to 400kHz is
IN
voltage to the point where some sort of cycle-skipping or
odd/even cycle behavior is exhibited.
not possible. Nevertheless, input voltage transients up to
60V can usually be accommodated, assuming the result-
ing increase in internal dissipation is of insufficient time
duration to raise die temperature significantly.
In summary:
1. Be aware that the simultaneous requirements of high
A second consideration is controllability. A potential limi-
V , high IOUT and high fOSC may not be achievable in
IN
tation occurs with a high step-down ratio of V to V
,
practice due to internal dissipation. The Thermal Con-
siderations section offers a basis to estimate internal
power.Inquestionablecases aprototypesupplyshould
be built and exercised to verify acceptable operation.
IN
OUT
as this requires acorrespondinglynarrowminimumswitch
ON time. An approximate expression for this (assuming
continuous mode operation) is given as follows:
2. The simultaneous requirements of high V , low VOUT
IN
V
OUT + V
F
Min tON
=
and high fOSC can result in an unacceptably short
minimum switch ON time. Cycle skipping and/or odd/
even cycle behavior will result although correct output
voltage is usually maintained.
V f
(
)
IN OSC
where:
V = input voltage
IN
V
OUT = output voltage
Minimum Load Considerations
V = Schottky diode forward drop
F
As discussed previously, a lightly loaded LT1776 with V
C
fOSC = switching frequency
pin control voltage below the boost threshold will operate
in low dV/dt mode. This affords greater controllability at
light loads, as minimum tON requirements are relaxed.
It is important to understand the nature of minimum
switch ON time as given in the data sheet. This test is
intended to mimic behavior under short-circuit condi-
tions. It is performed with the V control voltage at its
clamp level (V ) and uses a fixed resistive load from V
to ground for simplicity. The resulting ON time behavior is
overconservative as a general operating design value for
two reasons. First, actual power supply application cir-
However, some users may be indifferent to pulse skipping
behavior, but instead may be concerned with maintaining
maximum possible efficiency at light loads. This require-
mentcanbesatisfiedbyforcingthepartintoBurstModeTM
operation. The use of an external comparator whose
C
CL
SW
Burst Mode is a trademark of Linear Technology Corporation.
cuits present an inductive load to the V node. The
SW
10
LT1776
U
W
U U
APPLICATIONS INFORMATION
output controls the shutdown pin allows high efficiency at
light loads through Burst Mode operation behavior (see
Typical Applications and Figure 8).
The solution to this dilemma is to slow down the oscillator
when the FB pin voltage is abnormally low thereby indicat-
ing some sort of short-circuit condition. Figure 2 shows
the typical response of Oscillator Frequency vs FB divider
Thevenin voltage and impedance. Oscillator frequency is
unaffecteduntilFBvoltagedrops toabout2/3ofits normal
value. Below this point the oscillator frequency decreases
roughly linearly down to a limit of about 30kHz. This lower
oscillator frequency during short-circuit conditions can
thenmaintaincontrolwiththeeffectiveminimumONtime.
Maximum Load/Short-Circuit Considerations
The LT1776 is a current mode controller. It uses the V
C
node voltage as an input to a current comparator which
turns off the output switch on a cycle-by-cycle basis as
this peak current is reached. The internal clamp on the V
C
node, nominally 2V, then acts as an output switch peak
current limit. This action becomes the switch current limit
specification. The maximum available output power is
then determined by the switch current limit.
A further potential problem with short-circuit operation
might occur if the user were operating the part with its
oscillator slaved to an external frequency source via the
SYNC pin. However, the LT1776 has circuitry that auto-
matically disables the sync function when the oscillator is
slowed down due to abnormally low FB voltage.
A potential controllability problem could occur under
short-circuit conditions. If the power supply output is
short circuited, the feedback amplifier responds to the low
output voltage by raising the control voltage, V , to its
peak current limit value. Ideally, the output switch would
be turned on, and then turned off as its current exceeded
C
200
R
TH
= 22k
thevalueindicatedbyV .However,thereis finiteresponse
time involved in both the current comparator and turnoff
of the output switch. These result in a minimum ON time
150
100
50
C
R
TH
= 10k
R
TH
= 4.7k
tON(MIN). When combined with the large ratio of V to
IN
(V + I • R), the diode forward voltage plus inductor I • R
F
LT1776
FB
R
TH
voltage drop, the potential exists for a loss of control.
Expressed mathematically the requirement to maintain
control is:
0
0
0.25
0.50
0.75
1.00
1.25
FB DIVIDER THEVENIN VOLTAGE (V)
V +I•R
F
f• t
≤
1776 F02
ON
V
IN
Figure 2. Oscillator Frequency vs FB Divider
Thevenin Voltage and Impedance
where:
f = switching frequency
tON = switch ON time
V = diode forward voltage
F
Feedback Divider Considerations
AnLT1776applicationtypicallyincludes aresistivedivider
betweenVOUT andground, thecenternodeofwhichdrives
the FB pin to the reference voltage VREF. This establishes
a fixed ratio between the two resistors, but a second
degreeoffreedomis offeredbytheoverallimpedancelevel
of the resistor pair. The most obvious effect this has is one
of efficiency—a higher resistance feedback divider will
waste less power and offer somewhat higher efficiency,
especially at light load.
V = Input voltage
I • R = inductor I • R voltage drop
IN
If this condition is not observed, the current will not be
limited at IPK, but will cycle-by-cycle ratchet up to some
higher value. Using the nominal LT1776 clock frequency
of 200KHz, a V of 40V and a (V + I • R) of say 0.7V, the
IN
F
maximum tON to maintain control would be approximately
90ns, an unacceptably short time.
11
LT1776
U
W
U U
APPLICATIONS INFORMATION
However, remember that oscillator slowdown to achieve
short-circuit protection (discussed above) is dependent
on FB pin behavior, and this in turn, is sensitive to FB node
external impedance. Figure 2 shows the typical relation-
ship between FB divider Thevenin voltage and impedance,
and oscillator frequency. This shows that as feedback
network impedance increases beyond 10k, complete os-
cillator slowdown is not achieved, and short-circuit pro-
tection may be compromised. And as a practical matter,
the product of FB pin bias current and larger FB network
impedances will cause increasing output voltage error.
(Nominal cancellation for 10k of FB Thevenin impedance
is included internally.)
PAC = 1/2 • V • IOUT • (tr + tf + 30ns) • f
IN
tr = (V /1.6)ns in high dV/dt mode
IN
(V /0.16)ns in low dV/dt mode
IN
tf = (V /1.6)ns (irrespective of dV/dt mode)
IN
f = switching frequency
Total power dissipation of the die is simply the sum of
quiescent, DC and AC losses previously calculated.
P
D(TOTAL) = PQ + PDC + PAC
Frequency Compensation
Loop frequency compensation is performed by connect-
ing a capacitor, or in most cases a series RC, from the
output of the error amplifier (V pin) to ground. Proper
C
Thermal Considerations
loop compensation may be obtained by empirical meth-
ods as described in detail in Application Note 19. Briefly,
this involves applying a load transient and observing the
Care should be taken to ensure that the worst-case input
voltage and load current conditions do not cause exces-
sive die temperatures. The packages are rated at 110°C/W
for the 8-pin SO (S8) and 130°C/W for 8-pin PDIP (N8).
dynamic response over the expected range of V and
IN
ILOAD values.
Quiescent power is given by:
As a practical matter, a second small capacitor, directly
from the VC pin to ground is generally recommended to
attenuate capacitive coupling from the VSW pin. A typical
value for this capacitor is 100pF. (See Switch Node Con-
PQ = IIN • V + IVCC • VOUT
IN
(This assumes that the V pin is connected to VOUT.)
CC
Power loss internal to the LT1776 related to actual output siderations).
current is composed of both DC and AC switching losses.
Switch Node Considerations
These can be roughly estimated as follows:
For maximum efficiency, switch rise and fall times are
made as short as practical. To prevent radiation and high
frequency resonance problems, proper layout of the com-
ponents connected to the IC is essential, especially the
DC switching losses are dominated by output switch “ON
voltage”, i.e.,
PDC = VON • IOUT • DC
V = Output switch ON voltage, typically 1V at 500mA power path. B field (magnetic) radiation is minimized by
ON
IOUT = Output current
DC = ON duty cycle
keeping output diode, switch pin and input bypass capaci-
tor leads as short as possible. E field radiation is kept low
by minimizing the length and area of all traces connected
AC switching losses are typically dominated by power lost
due to the finite rise time and fall time at the VSW node.
Assuming, for simplicity, a linear ramp up of both voltage
and current and a current rise/fall time equal to 15ns,
to the switch pin (V ). A ground plane should always be
SW
used under the switcher circuitry to prevent interplane
coupling.
12
LT1776
U
W
U U
APPLICATIONS INFORMATION
Thehighspeedswitchingcurrentpathis shownschemati-
cally in Figure 3. Minimum lead length in these paths is
essential to ensure clean switching and minimal EMI. The
paths containing the input capacitor, output switch and
outputdiodearetheonlyones containingnanosecondrise
and fall times. Keep these paths as short as possible.
As an example, assume that the capacitance between the
VSW node and a high impedance pin node is 0.1pF, and
further assume that the high impedance node in question
exhibits a capacitance of 1pF to ground. Due to the high
dV/dt, large excursion behavior of the VSW node, this will
couple a nearly 4V transient to the high impedance pin,
causing abnormal operation. (This assumes the “typical”
40V to 5VOUT application.) An explicit 100pF capacitor
IN
added to the node will reduce the amplitude of the distur-
bance to more like 50mV (although settling time will
increase).
V
IN
+
LT1776
V
IN
C1
V
SW
V
OUT
Specific pin recommendations are as follows:
SHDN: If unused, add a 100pF capacitor to ground.
SYNC: Ground if unused.
+
D1
C2
1776 F03
Figure 3. High Speed Current Switching Paths
V : Add a capacitor directly to ground in addition to the
C
explicit compensation network. A value of one-tenth of
the main compensation capacitor is recommended, up
to a maximum of 100pF.
Additionally, it is possible for the LT1776 to cause EMI
problems by “coupling to itself”. Specifically, this can
occur if the VSW pin is allowed to capacitively couple in an
uncontrolled manner to the part’s high impedance nodes,
FB: Assuming the V pin is handled properly, this pin
C
usually requires no explicit capacitor of its own, but
keep this node physically small to minimize stray
capacitance.
i.e., SHDN, SYNC, V and FB. This can cause erratic
C
operation such as odd/even cycle behavior, pulse width
“nervousness”, improper output voltage and/or prema-
ture current limit action.
13
LT1776
U
TYPICAL APPLICATIONS
Minimum Component Count Application
User-Programmable Undervoltage Lockout
Figure 4a shows a basic “minimum component count”
application. The circuit produces 5V at up to 500mA IOUT
with input voltages in the range of 10V to 40V. The typical
POUT/PIN efficiency is shown in Figure 4b. As shown, the
SHDNandSYNCpins areunused,howevereither(orboth)
can be optionally driven by external signals as desired.
Figure 5 adds a resistor divider to the basic application.
This is a simple, cost-effective way to add a user-
programmable undervoltage lockout (UVLO) function.
Resistor R5 is chosen to have approximately 200µA
through it at the nominal SHDN pin lockout threshold of
1.25V. The somewhat arbitrary value of 200µA was
V
IN
10V TO
40V
5
V
IN
1
2
SHDN
V
CC
V
5V
OUT
3
V
SW
L1
100µH
+
+
C2
100µF
10V
0mA to 500mA
C1
39µF
63V
D1
R1
36.5k
1%
C5
100pF
LT1776
MBRS1100
7
8
FB
6
SYNC
V
C
C3
2200pF
X7R
R2
12.1k
1%
C4
100pF
R3
GND
4
22k
5%
1776 F04a
C1: PANASONIC HFQ
FOR 3.3V V
OUT
VERSION:
C2: AVX D CASE TPSD107M010R0080
C4, C5: X7R OR COG/NPO
R1: 24.3K, R2: 14.7k
L1: 68µH, DO3316P-683
D1: MOTOROLA 100V, 1A, SMD SCHOTTKY
L1: COILCRAFT DO3316P-104
I
: 0mA TO 500mA
OUT
Figure 4a. Minimum Component Count Application
90
80
70
60
50
40
V
= 10V
IN
30
20
V
= 20V
= 30V
IN
V
V
= 40V
IN
IN
1
10
100
1000
I
(mA)
LOAD
1776 F04b
Figure 4b. POUT/PIN Efficiency
14
LT1776
U
TYPICAL APPLICATIONS
V
IN
+
R4
5
C1
C5
158k
1%
V
IN
1
6
2
3
SHDN
V
CC
L1
V
OUT
V
SW
+
D1
C4
C2
LT1776
R1
R2
R5
6.19k
1%
7
8
FB
SYNC
V
C
C3
R3
GND
4
1776 F05
Figure 5. User Programmable Undervoltage Lockout
Minimum Size Inductor Application
chosen to be significantly above the SHDN pin input
current to minimize its error contribution, but signifi-
cantly below the typical 3.8mA the LT1776 draws in
lockout mode. Resistor R4 is then chosen to yield this
Figure 4a employs power path parts that are capable of
delivering the full rated output capability of the LT1776.
Potential users with low output current requirements may
be interested in substituting a physically smaller and less
costly power inductor. The circuit shown in Figure 6a is
topologically identical to the basic application, but speci-
fies a much smaller inductor. This circuit is capable of
deliveringupto400mAat5V, or, upto500mAat3.3V. The
only disadvantage is that due to the increased resistance
in the inductor, the circuit is no longer capable of with-
standing indefinite short circuits to ground. The LT1776
will still current limit at its nominal ILIM value, but this will
overheat the inductor. Momentary short circuits of a few
seconds or less can still be tolerated. Typical efficiency is
shown in Figure 6b.
same 200µA, less 2.5µA, with the desired V UVLO
IN
voltage minus 1.25V applied across it. (The 2.5µA factor
is an allowance to minimize error due to SHDN pin input
current.)
Behavioris as follows:Normaloperationis observedatthe
nominal input voltage of 40V. As the input voltage is
decreasedtoroughly32V, switchingactionwillstop, VOUT
will drop to zero, and the LT1776 will draw its V and V
IN
CC
quiescent currents from the V supply. At a much lower
IN
input voltage, typically 14V or so at 25°C, the voltage on
the SHDN pin will drop to the shutdown threshold, and the
part will draw its shutdown current only from the V rail.
IN
The resistive divider of R4 and R5 will continue to draw
power from V . (The user should be aware that while the
IN
SHDN pin lockout threshold is relatively accurate includ-
ing temperature effects, the SHDN pin shutdown thresh-
old is more coarse, and exhibits considerably more
temperature drift. Nevertheless the shutdown threshold
will always be well below the lockout threshold.)
15
LT1776
TYPICAL APPLICATIONS
U
V
IN
10V TO
40V
5
V
IN
1
6
2
3
SHDN
V
CC
V
OUT
V
SW
5V
+
L1
68µH
+
0mA to 400mA
R1
36.5k
1%
C1
D1
C3
C5
LT1776
C2
7
8
FB
SYNC
V
C
C4
R2
12.1k
1%
R3
22k
5%
GND
4
1776 F06a
C4, C5: 100pF, X7R OR COG/NPO
D1: MOTOROLA 100V, 1A, SMD SCHOTTKY
MBRS1100 (T3)
FOR 3.3V V
VERSION:
C1: PANASONIC HFQ 39µF AT 63V
C2: AVX D CASE 100µF 10V
TPSD107M010R0080
OUT
I
: 0mA TO 500mA
OUT
L1: 47µH, DO1608C-473
L1: COILCRAFT DO1608C-683
R1: 24.3K, R2: 14.7k
C3: 2200pF, X7R
(a)
90
80
70
60
50
V
= 10V
= 20V
IN
40
30
20
V
IN
V
= 30V
V
= 40V
IN
IN
1
10
100
1000
LOAD CURRENT (mA)
1776 F06b
(b)
Figure 6. Minimum Inductor Size Application
Burst Mode Operation Configuration
“bang-bang” digital manner, via comparator U2, an
LTC1440. Resistor divider R3/R4 provides a scaled ver-
sionoftheoutputvoltage, whichis comparedagainstU2’s
internal reference. Intentional hysteresis is set by the R5/
R6 divider. As the output voltage falls below the regulation
range, the LT1776 is turned on. The output voltage rises,
and as it climbs above the regulation range, the LT1776 is
turned off. Efficiency is maximized, as the LT1776 is only
powered up while it is providing heavy output current.
Figure 4b demonstrates that power supply efficiency de-
grades with lower output load current. This is not surpris-
ing,as theLT1776itselfrepresents afixedpoweroverhead.
A possible way to improve light load efficiency is in Burst
Mode operation.
Figure 7 shows the LT1776 configured for Burst Mode
operation. Output voltage regulation is now provided in a
16
LT1776
U
TYPICAL APPLICATIONS
V
IN
+
5
C1
V
IN
6
1
2
3
R7
10M
V
SYNC
CC
L1
V
OUT
V
SW
5V
+
R1
39k
5%
U1
LT1776
D1
C3
C2
Q1
PN2484
7
8
FB
SHDN
V
C
R2
10k
5%
GND
Q2
2N2369
100pF
4
NC
R3
323k
1%
7
+
V
8
3
4
+
–
OUT
IN
IN
U2
LTC1440
C1: PANASONIC HFQ 39µF AT 63V
C2: AVX D CASE 100µF 10V
TPSD107M010R0080
D1: MOTOROLA 100V, 1A,
SMD SCHOTTKY
R5
22k
6
5
REF
HYST
GND
R4
100k
1%
–
V
R6
2.4M
MBRS1100 (T3)
L1: COILCRAFT DO3316-104
2
1
1776 F07a
(a)
90
80
V
IN
= 10V
70
60
50
40
30
20
V
= 40V
IN
V
IN
= 20V
= 30V
V
IN
1
10
100
1000
LOAD CURRENT (mA)
1776 F07b
(b)
Figure 7. Burst Mode Operation Configuration for High Efficiency at Light Load
17
LT1776
U
TYPICAL APPLICATIONS
micropower behavior, which helps maintain good overall
efficiency. However, the basic catalog part is only rated to
30V. Substitution of the industry standard LM317, for
example, extends the allowable input voltage to 40V (or
more with the HV part), but its greater quiescent current
drain degrades efficiency from that shown.
Figure 7b shows that efficiency is typically maintained at
75% or better down to a load current of 10mA. Even at a
load of 1mA, efficiency is still a respectable 58% to 68%,
depending on V .
IN
Resistor divider R1/R2 is still present, but does not
directly influence output voltage. It is chosen to ensure
that the LT1776 delivers high output current throughout
the voltage regulation range. Its presence is also required
to maintain proper short-circuit protection. Transistors
A related concern in charger applications is the current
drain seen at the battery when charger power is removed.
Strictly speaking, this can occur in three separate ways:
the V supply can go to zero (V = short circuit), the V
IN
Q1, Q2 and resistor R7 form a high V , low quiescent
IN
IN
IN
supply can be disconnected (V = open circuit) or the
current voltage regulator to power U2.
IN
SHDN function can be asserted. The worst-case is gener-
Wide V Range, High Efficiency Battery Charger
ally V = 0V, and this situation will be assumed.
IN
IN
The circuit on the final page of this data sheet shows the
LT1776 configured as a constant-current/constant-volt-
age battery charger. An LT1620 rail-to-rail, current sense
amplifier (U2) monitors the differential voltage across
current sense resistor R4. As this equals and exceeds the
voltage set across resistor R5 in the R5/R6 divider, the
LT1620 responds by sinking current at its IOUT pin. This is
A diode is then required in the battery charger power path
to prevent reverse current flow. There are three logical
places for this diode. The first is directly in series with the
VSW node. This has the advantage of smallest efficiency
penalty, as the diode forward drop subtracts from the
input voltage. A disadvantage is that the battery must still
power the LT1776 VCC pin, yielding a current drain of
several mA. In this position the diode is called upon to
switchonandoffrapidly,soaSchottkytype,similartothat
used as the freewheeling diode (D1), is recommended.
connected to the V control node of the LT1776 and
C
therefore acts to reduce the amount of power delivered to
the load. The overall constant-current/constant-voltage
behavior can be seen in the graph titled Battery Charger
Output Voltage vs Output Current.
Placing the diode between output filter capacitor C2 and
feedback divider R1/R2 limits the current drain to only the
current drawn by the feedback divider, perhaps 100µA or
so. However, the efficiency penalty is greater, as the diode
forward drop is now in series with the output voltage.
Whenabsoluteminimalbatterydrainis required,thediode
may be placed between the R1/R2 feedback divider and
the battery itself. This limits current drain to just the
reverse leakage of the diode. In this case the feedback
divider must be adjusted for the nominal forward drop of
thediode.Ineitherofthesepositions,aSchottkydiodewill
offer the least efficiency penalty, but a standard silicon
diode can be used in the most cost sensitive applications.
Target voltage and current limits are independently pro-
grammable. Output voltage, presently 6V, is set by the
R1/R2 divider and the internal reference of the LT1776.
Output current, presently 200mA, is set by current sense
resistor R4 and the R5-R6 divider.
The circuit, as shown, accommodates an input voltage
range of 10V to 30V. The accompanying graphs display
efficiency for input voltages of 12V and 24V. The upper
inputvoltagelimitof30Vis determinednotbytheLT1776,
but by the LT1121-5 regulator (U3). (A regulated 5V is
required by the LT1620.) This regulator was chosen for its
18
LT1776
U
PACKAGE DESCRIPTION
Dimensions in inches (millimeters) unless otherwise noted.
N8 Package
8-Lead PDIP (Narrow 0.300)
(LTC DWG # 05-08-1510)
0.400*
(10.160)
MAX
8
7
6
5
0.255 ± 0.015*
(6.477 ± 0.381)
1
2
4
3
0.130 ± 0.005
0.300 – 0.325
0.045 – 0.065
(3.302 ± 0.127)
(1.143 – 1.651)
(7.620 – 8.255)
0.065
(1.651)
TYP
0.009 – 0.015
0.125
(0.229 – 0.381)
0.020
(3.175)
MIN
+0.035
–0.015
(0.508)
MIN
0.325
0.100 ± 0.010
0.018 ± 0.003
+0.889
–0.381
8.255
(
)
(2.540 ± 0.254)
(0.457 ± 0.076)
N8 1197
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)
S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG # 05-08-1610)
0.189 – 0.197*
(4.801 – 5.004)
7
5
8
6
0.150 – 0.157**
(3.810 – 3.988)
0.228 – 0.244
(5.791 – 6.197)
1
3
4
2
0.010 – 0.020
(0.254 – 0.508)
× 45°
0.053 – 0.069
(1.346 – 1.752)
0.004 – 0.010
(0.101 – 0.254)
0.008 – 0.010
(0.203 – 0.254)
0°– 8° TYP
0.016 – 0.050
0.406 – 1.270
0.050
(1.270)
TYP
0.014 – 0.019
(0.355 – 0.483)
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
SO8 0996
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tation that the interconnection ofits circuits as described herein willnot infringe on existing patent rights.
19
LT1776
TYPICAL APPLICATION
U
Wide V Range, High Efficiency Battery Charger
IN
V
IN
10V TO 30V
(SEE TEXT)
5
+
C1
39µF
63V
V
IN
1
7
2
SHDN
FB
V
CC
C5
100pF
U1
LT1776
L1
100µH
R4
0.5Ω
3
8
V
SW
6
R1
SYNC
V
C
46.4k
1%
C4
2200pF
+
C2
100µF
10V
D1
MBRS1100
BATTERY
C3
100pF
R2
12.1k
1%
GND
4
R3
22k
U3
LT1121-5
+
6
C8
1µF
V
CC
C7
0.1µF
8
2
AVG
I
OUT
R5
3k
U2
LT1620
PROG
C6
0.33µF
C1: PANASONIC HFQ
C2: AVX TPSD107M010R0080
L1: COILCRAFT DO3316P-104
7
1
5
4
+
–
IN
IN
NC
SENSE
GND
1776 TA02
R6
12k
3
Battery Charger Efficiency—
Constant VOUT Region
Battery Charger Efficiency—
Constant IOUT Region
Battery Charger Output Voltage
vs Output Current
7
6
5
4
3
2
1
0
90
80
70
60
50
40
30
20
90
80
70
60
50
40
30
20
V
IN
= 12V
V
IN
= 12V
V
= 24V
V
= 24V
IN
IN
4
6
0
1
2
3
5
0
50
100
150
200
250
10
1000
100
LOAD CURRENT (mA)
OUTPUT CURRENT (mA)
OUTPUT VOLTAGE (V)
1776 TA04
1776 TA05
1776 TA03
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
Operation Up to 45V Input (64V for HV Version)
LT1076
2A, 100kHz Step-Down Switching Regulator
LTC®1149
LT1374
High Efficiency Synchronous Step-Down Switching Regulator
4.5A, 500kHz Step-Down Switching Regulator
1.5A, 500kHz Step-Down Switching Regulators
Rail-to-Rail Current Sense Amplifier
Operation Up to 48V Input, 95% Efficiency, 100% Duty Cycle
Converts 12V to 3.3V at 2.5A in SO-8 Package
LT1375/LT1376
LT1620
Operation Up to 25V Input, Synchronizable (LT1375)
Transforms Switching Regulators into High Efficiency
Battery Chargers
LT1676
LT1777
Wide Input Range, High Efficiency, Step-Down Switching Regulator
Low Noise Buck Regulator
7.4V to 60V Input, 100kHz Operation, 700mA Internal Switch
Operation up to 48V, Controlled Voltage and Current
Slew Rates
1776f LT/TP 0499 4K • PRINTED IN USA
LinearTechnology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
20
●
●
(408)432-1900 FAX:(408)434-0507 www.linear-tech.com
LINEAR TECHNOLOGY CORPORATION 1998
相关型号:
LT1776IS8#TR
IC 1 A SWITCHING REGULATOR, 230 kHz SWITCHING FREQ-MAX, PDSO8, 0.150 INCH, PLASTIC, SO-8, Switching Regulator or Controller
Linear
LT1776IS8#TRPBF
LT1776 - Wide Input Range, High Efficiency, Step-Down Switching Regulator; Package: SO; Pins: 8; Temperature Range: -40°C to 85°C
Linear
LT1777CS#PBF
LT1777 - Low Noise Step-Down Switching Regulator; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
Linear
LT1777CS#TR
LT1777 - Low Noise Step-Down Switching Regulator; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
Linear
LT1777IS#PBF
LT1777 - Low Noise Step-Down Switching Regulator; Package: SO; Pins: 16; Temperature Range: -40°C to 85°C
Linear
LT1777IS#TR
LT1777 - Low Noise Step-Down Switching Regulator; Package: SO; Pins: 16; Temperature Range: -40°C to 85°C
Linear
©2020 ICPDF网 联系我们和版权申明