LT3686IDD [Linear]
37V/1.2A Step-Down Regulator in 3mm × 3mm DFN; 37V / 1.2A降压稳压器采用3mm × 3mm DFN封装型号: | LT3686IDD |
厂家: | Linear |
描述: | 37V/1.2A Step-Down Regulator in 3mm × 3mm DFN |
文件: | 总28页 (文件大小:551K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
LT3686
37V/1.2A Step-Down
Regulator in 3mm × 3mm DFN
FeAtures
Description
The LT®3686 is a current mode PWM step-down DC/DC
converter with an internal 1.2A power switch, packaged in
10-lead 3mm × 3mm DFN. The wide input range of 3.6V to
37V makes the LT3686 suitable for regulating power from
awidevarietyofsources,including24Vindustrialsupplies
and automotive batteries. Its high maximum frequency al-
lows the use of tiny inductors and capacitors, resulting in
a very small solution. Operating frequency above the AM
band avoids interfering with radio reception, making the
LT3686 particularly suitable for automotive applications.
n
Wide Input Range:
Operation from 3.6V to 37V
Overvoltage Lockout Protects Circuit Through
55V Transients
n
Low Minimum On-Time:
Converts 16V to 3.3V
1.2A Output Current
at 2MHz
IN
OUT
n
n
n
n
n
n
n
n
n
Adjustable Frequency: 300kHz to 2.5MHz
Constant Switching Frequency at Light Loads
Tracking and Soft-Start
Precision UVLO
Cycle-by-cycle current limit and DA current sense provide
protectionagainstfaultconditions.Soft-startandfrequency
foldback eliminate input current surge during start-up. An
optional internal regulated active load at the output via the
BDpinkeepstheLT3686atfullswitchingfrequencyatlight
loads, resulting in low, predictable output ripple above the
audioandAMbands.Internalcompensationandaninternal
boost diode reduce external component count.
Short-Circuit Robust
I in Shutdown <1µA
Q
Internally Compensated
10-Lead 3mm × 3mm DFN Package
ApplicAtions
n
Automotive Systems
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
n
Battery-Powered Equipment
n
Wall Transformer Regulation
Distributed Supply Regulation
n
typicAl ApplicAtion
3.3V Step-Down Converter
12VIN Efficiency (2.1MHz)
90
80
V
IN
V
BD
IN
6V TO 37V
3.3V
OUT
2.2µF
EN/UVLO
BOOST
0.22µF
6.8µH
70
60
50
40
30
20
10
0
5V
OUT
LT3686
GND
V
3.3V
1.2A
SW
MODE
OUT
MBRM140
31.6k
SS
RT
DA
FB
10nF
10k
22µF
15.4k
3686 TA01a
0
400
600
800 1000 1200
LOAD CURRENT (mA)
200
(V 6V TO 16V AT 2.1MHz)
IN
3686 TA01b
3686fa
ꢀ
LT3686
Absolute MAxiMuM rAtings
pin conFigurAtion
(Note 1)
TOP VIEW
Input Voltage (V )....................................................55V
IN
BOOST Voltage .........................................................55V
BOOST Pin Above SW Pin.........................................25V
FB Voltage...................................................................6V
EN/UVLO Voltage......................................................55V
BD Voltage................................................................25V
RT Voltage ..................................................................6V
SS Voltage ...............................................................2.5V
MODE Voltage.............................................................6V
Operating Junction Temperature Range (Note 2)
V
1
2
3
4
5
10 SW
IN
BD
FB
SS
RT
9
8
7
6
DA
11
BOOST
MODE
EN/UVLO
GND
DD PACKAGE
10-LEAD (3mm × 3mm) PLASTIC DFN
= 43°C/W
JA
EXPOSED PAD (PIN 11) IS GND, MUST BE SOLDERED TO PCB
LT3686E ............................................ –40°C to 125°C
LT3686I ............................................. –40°C to 125°C
Storage Temperature Range .................. –65°C to 150°C
orDer inForMAtion
LEAD FREE FINISH
LT3686EDD#PBF
LT3686IDD#PBF
TAPE AND REEL
PART MARKING*
LDYC
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LT3686EDD#TRPBF
LT3686IDD#TRPBF
10-Lead Plastic DFN
10-Lead Plastic DFN
–40°C to 125°C
–40°C to 125°C
LDYC
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
3686fa
ꢁ
LT3686
electricAl chArActeristics
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VIN = 10V, VEN/UVLO ≥ 1.32V.
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Quiescent Current at Shutdown
V
V
< 0.4V
= 1V
0.1
10
1
15
µA
µA
EN/UVLO
EN/UVLO
Quiescent Current
Not Switching, MODE ≤ 0.4V
Not Switching, MODE ≥ 0.8V
1.1
1.2
1.3
1.4
mA
mA
Internal Undervoltage Lockout
Overvoltage Lockout
3.4
38
3.6
39
V
V
l
l
37
Feedback Voltage
0.790
0.785
0.8
0.8
0.810
0.815
V
V
Reference Voltage Line Regulation
FB Pin Bias Current
0.0012
20
%/V
nA
V
= 3.6V ↔ 37V
IN
100
Switching Frequency
I
< 1.2A
0.3
1.9
2.5
2.3
MHz
MHz
kHz
DA
T
T
T
R = 15.4kΩ
2.1
670
300
R = 100kΩ
R = 267kΩ
kHz
Minimum On Time
Minimum Off Time
100
150
680
110
200
ns
ns
Switch V
I
SW
= 1.2A
mV
CESAT
Switch Current Limit
(Note 3)
1.9
1.85
2.3
2.3
2.6
2.65
A
A
l
Switch Active Current
SW = 10V (Note 4)
SW = 0V (Note 5)
400
20
600
30
µA
µA
BOOST Pin Current
I
I
= 1.2A
= 1.2A
20
2.2
40
mA
V
SW
SW
Minimum Boost Voltage Above Switch
Max BD Pin Active Load Current
BD Pin Active Load Disable Threshold
DA Pin Current to Stop OSC
MODE High
2.4
30
5.2
1.2
0.8
mA
V
l
l
l
l
6.5
1.7
A
V
MODE Low
0.4
0.1
V
MODE Pin Bias Current
SS Threshold
µA
V
0.9
2
SS Source Current
V
= 1V
1.3
2.7
µA
SS
EN/UVLO Bias Current
V
V
= 10V
= 0V
40
1
µA
µA
EN/UVLO
EN/UVLO
l
EN/UVLO Threshold
1.22
1.8
1.27
2.4
1.32
3
V
µA
V
EN/UVLO Hysteresis
Boost Diode Forward Drop
I
to I
= 200mA
BOOST
0.85
BD
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 3: Current limit guaranteed by design and/or correlation to static test.
Slope compensation reduces current limit at higher duty cycle.
Note 4: Current flows into pin.
Note 5: Current flows out of pin.
Note 2: The LT3686E is guaranteed to meet performance specifications
from 0°C to 125°C junction temperature. Specifications over the –40°C
to 125°C operating junction temperature range are assured by design,
characterization and correlation with statistical process controls. The
LT3686I is guaranteed over the full –40°C to 125°C operating junction
temperature range.
Note 6: This IC includes overtemperature protection that is intended
to protect the device during momentary overload conditions. Junction
temperature will exceed the maximum operating junction temperature
when overtemperature protection is active. Continuous operation above
the specified maximum operating junction temperature may impair device
reliability.
3686fa
ꢂ
LT3686
typicAl perForMAnce chArActeristics
TA = 25°C unless otherwise noted.
5VOUT Efficiency
3.3VOUT Maximum Load Current
3.3VOUT Efficiency (2MHz)
90
80
70
60
50
40
30
20
10
0
90
80
70
60
50
40
30
20
10
0
2.0
1.8
1.6
1.4
1.2
1.0
0.8
TYPICAL
MODE > 0.8V
MODE > 0.8V
MINIMUM
MODE < 0.4V
MODE < 0.4V
0.6
0.4
V
V
= 12V
= 3.3V
V
V
= 12V
= 5V
OUT
IN
OUT
IN
V
= 3.3V
OUT
L = 6.8µH
f = 2MHz
L = 10µH
f = 2MHz
L = 6.8µH
f = 2MHz
0.2
0
0
400
600
800 1000 1200
0
400
600
800 1000 1200
0
10
20
(V)
30
40
200
200
LOAD CURRENT (mA)
LOAD CURRENT (mA)
V
IN
3686 G01
3686 G02
3686 G03
Internal Undervoltage Lockout
(UVLO)
Switch Voltage Drop
5VOUT Maximum Load Current
900
800
700
600
2.0
1.8
1.6
1.4
1.2
1.0
0.8
4.0
3.5
3.0
2.5
2.0
TYPICAL
MINIMUM
500
400
300
200
100
0
0.6
0.4
150°C
125°C
25°C
V
= 5V
OUT
L = 10µH
f = 2MHz
0.2
0
–50°C
0
500
1000
I
1500
(mA)
2000
2500
10
20
(V)
30
40
–50
0
50
100
150
V
TEMPERATURE (°C)
SW
IN
3686 G05
3686 G04
3686 G06
Overvoltage Lockout (OVLO)
VFB vs Temperature
40
39
38
37
36
35
820
810
800
790
780
–50
0
50
100
150
–50
0
50
100
150
TEMPERATURE (°C)
TEMPERATURE (°C)
3686 G07
3686 G08
3686fa
ꢃ
LT3686
typicAl perForMAnce chArActeristics
TA = 25°C unless otherwise noted.
Switching Frequency vs
Temperature
Soft-Start/Track vs Frequency
(1MHz)
Switching Frequency vs RT
1200
1000
800
600
400
200
0
300
250
200
150
100
50
2.20
2.15
2.10
2.05
2.00
1.95
1.90
R
= 15.4k
T
0
0
500
1000
1500
2000
2500
0
0.5
1
1.5
2
2.5
–50
0
50
100
150
SS (mV)
FREQUENCY (MHz)
TEMPERATURE (°C)
3686 G11
3686 G09
3686 G10
Switch Current Limit vs
Temperature
Soft-Start/Track vs VFB
EN/UVLO Pin Current
3.0
2.5
2.0
1.5
1.0
45
40
35
30
25
20
15
10
900
800
700
600
500
400
300
200
5
0
100
0
–50
0
50
100
150
0
10
20
30
40
50
0
200
400
600
800 1000 1200
TEMPERATURE (°C)
EN/UVLO (V)
SS (mV)
3686 G14
3686 G13
3686 G12
3.3VOUT Maximum VIN for Full
Frequency (2MHz)
5VOUT Maximum VIN for Full
Frequency (2MHz)
Current Limit vs Duty Cycle
3.0
25
20
15
10
5
35
30
25
20
15
10
5
MODE > 0.8
MODE > 0.8
MODE < 0.4
2.5
2.0
1.5
1.0
0.5
0
SWITCH PEAK
DA VALLEY
MODE < 0.4
V
= 3.3V
V
OUT
= 5V
OUT
L = 6.8µH
f = 2MHz
L = 10µH
f = 2MHz
0
0
0
25
50
75
100
0
500
1000
1500
0
500
1000
DUTY CYCLE (%)
LOAD CURRENT (mA)
LOAD CURRENT (mA)
3686 G15
3686 G16
3686 G17
3686fa
ꢄ
LT3686
typicAl perForMAnce chArActeristics
TA = 25°C unless otherwise noted.
3.3VOUT Typical Minimum Input
Voltage
5VOUT Typical Minimum Input
Voltage
Continuous Mode Waveform
7
6
8
7
6
5
4
3
2
1
0
MODE < 0.4
MODE > 0.8
V
SW
MODE < 0.4
MODE > 0.8
2V/DIV
5
4
3
I
L
200mA/DIV
3686 G20
200ns/DIV
V
V
= 10V
IN
OUT
= 3.3V
2
1
0
L = 6.8µH
f = 2MHz
V
= 3.3V
V
= 5V
OUT
OUT
C
= 22µF
OUT
L = 15µH
f = 1MHz
L = 22µH
I
= 200mA
LOAD
f = 1MHz
1
10
100
1000
1
10
100 1000
I
(mA)
I
(mA)
LOAD
LOAD
3686 G18
3686 G19
Light Load Discontinuous Mode
Waveform
Fixed Frequency No Load
Waveform
V
V
SW
SW
2V/DIV
2V/DIV
I
I
L
L
200mA/DIV
200mA/DIV
3686 G21
3686 G22
200ns/DIV
200ns/DIV
V
V
= 10V
V
V
= 10V
IN
OUT
IN
OUT
= 3.3V
= 3.3V
L = 6.8µH
f = 2MHz
L = 6.8µH
f = 2MHz
C
I
= 22µF
C
I
= 22µF
OUT
OUT
= 25mA
= 0mA
LOAD
LOAD
3686fa
ꢅ
LT3686
pin Functions
V (Pin 1): The V pin supplies current to the LT3686’s
EN/UVLO (Pin 6): The EN/UVLO pin is used to start up the
LT3686.Pullthepinbelow0.4VtoshutdowntheLT3686.The
1.27V threshold can function as an accurate undervoltage
lockout (UVLO), preventing the regulator from operating
until the input voltage has reached the programmed level.
IN
IN
internal regulator and to the internal power switch. This
pin must be locally bypassed.
BD (Pin 2): The BD pin is used to provide current to
the internal Boost Schottky diode. Tie this pin to output
whenever possible. When the MODE pin is greater than
0.8V, the LT3686 will prevent pulse-skipping at light
loads by regulating an active load on the BD pin; see the
Applications Information section Fixed Frequency at Light
Load.
Do not drive the EN/UVLO pin above V .
IN
MODE (Pin 7): The MODE pin acts as mode select for
the BD active load; when it is tied high, the LT3686 will
prevent pulse skipping at light loads by regulating an
active load on the BD pin. To disable the active load, tie
MODE to GND.
FB (Pin 3): The LT3686 regulates its feedback pin to 0.8V.
Connect the feedback resistor divider tap to this pin. Set
the output voltage according to V
good value for R2 is 10k.
BOOST (Pin 8): The BOOST pin is used to provide a drive
voltage,higherthantheinputvoltage,totheinternalbipolar
NPN power switch.
= 0.8(1 + R1/R2). A
OUT
SS (Pin 4): Provides Soft-Start and Tracking. An internal
2µA current source tied to a 2.5V reference supplies cur-
rent to this pin to charge an external capacitor to create a
voltage ramp at the pin. Feedback voltage and switching
frequency both track SS voltage. Feedback voltage stops
trackingat0.8V. SSisresetunderallfaultconditions. Float
the pin if soft-start feature is not being used.
DA (Pin 9): Connect catch diode (D1) anode to this pin.
SW(Pin10):TheSWpinistheoutputoftheinternalpower
switch. Connect this pin to the inductor, catch diode and
boost capacitor.
GND (Exposed Pad Pin 11): The exposed pad GND pin is
the only ground connection for the device. The exposed
pad should be soldered to a large copper area to reduce
thermal resistance.
RT (Pin 5): The RT pin is used to program the oscillator
frequency. Select the value of R resistor according to
T
Table 1 in the applications section of the data sheet.
3686fa
ꢆ
LT3686
block DiAgrAM
BOOST
V
V
IN
IN
R4
C2
INT REG
UVLO
OVLO
EN/ULVO
1.27V
OFF ON
R5
C3
L1
Q1
DRIVER
SW
V
OUT
C1
BD
FB
D1
R1
R2
ACTIVE
LOAD
–
+
+
gm
SS
R
S
V
C
Q
SLOPE
COMP
C4
Q
0.8V
DA
OSC
FREQUENCY FOLDBACK
GND
RT
R3
MODE
3686 BD
3686fa
ꢇ
LT3686
operAtion
The LT3686 is a current mode step-down regulator. The
EN/UVLOpinisusedtoplacetheLT3686inshutdown. The
1.27V threshold on the EN/UVLO pin can be programmed
by an external resistor divider (R4, R5) to disable the
LT3686. When the EN/UVLO pin is driven above 1.27V, an
internal regulator provides power to the control circuitry.
Thisregulatorincludesbothovervoltageandundervoltage
decreases, less current is delivered. An active clamp (not
shown) on the V node provides current limit.
C
The switch driver operates from either V or from the
IN
BOOST pin. An external capacitor and the internal boost
diode are used to generate a voltage at the BOOST pin that
is higher than the input supply. This allows the driver to
fully saturate the internal bipolar NPN power switch for
efficient operation.
lockout to prevent switching when V is more than 37V
or less than 3.6V.
IN
A comparator monitors the current flowing through the
catch diode via the DA pin and reduces the LT3686’s op-
erating frequency when the DA pin current exceeds the
1.7A valley current limit. This helps to control the output
currentinfaultconditionssuchasshortedoutputwithhigh
input voltage. The DA comparator works in conjunction
withtheswitchpeakcurrentlimitcomparatortodetermine
the maximum deliverable current of the LT3686.
Tracking soft-start is implemented by providing constant
current via the SS pin to an external soft-start capacitor
(C4) to generate a voltage ramp. FB voltage is regulated to
the voltage at the SS pin until it exceeds 0.8V; FB is then
regulated to the reference 0.8V. Soft-start also reduces the
oscillator frequency to avoid hitting current limit during
start-up. The SS capacitor is reset during fault events
such as overvoltage, undervoltage, thermal shutdown
and startup.
The active load is enabled when MODE is tied above 0.8V
and disabled when the MODE pin is below 0.4V. To use the
An oscillator is programmed by resistor R . The oscillator
T
active load, the BD pin should be tied to V . The LT3686
OUT
sets an RS flip-flop, turning on the internal 1.2A power
will prevent pulse skipping at light loads by regulating the
activeload.Theactiveloadwillassiststartupbyguarantee-
ing a minimum load to charge the boost capacitor. It also
hastens the recharge of boost capacitor when operating
beyond maximum duty cycle.
switch Q1. An amplifier and comparator monitor the cur-
rent flowing between the V and SW pins, turning the
IN
switch off when this current reaches a level determined by
the voltage at V . An error amplifier measures the output
C
voltage through an external resistor divider tied to the FB
The active load works only when the BD pin is less than
5.2V.
pin and servos the V node. If the error amplifier’s output
C
increases, more current is delivered to the output; if it
3686fa
ꢈ
LT3686
ApplicAtions inForMAtion
FB Resistor Network
45
40
35
30
25
20
15
10
5
The output voltage is programmed with a resistor divider
between the output and the FB pin. Choose the 1% resis-
tors according to:
V
0.8V
⎛
⎞
OUT
R1=R2
–1
⎟
⎜
⎝
⎠
R2 should be 20k or less to avoid bias current errors.
Reference designators refer to the Block Diagram.
0
0
10
20
30
40
50
EN/UVLO (V)
Programmable Undervoltage Lockout
3686 F02
The EN/UVLO pin can be programmed by an external re-
Figure 2. EN/UVLO Pin Current
sistor divider between V and the EN/UVLO pin. Choose
IN
the resistors according to:
Input Voltage Range
TheinputvoltagerangefortheLT3686applicationsdepends
ontheoutputvoltageandontheabsolutemaximumratings
VIN
1.27V
R4=R5
–1
of the V and BOOST pins. The minimum input voltage
IN
is determined by either the LT3686’s minimum operating
voltage of 3.6V, or by its maximum duty cycle.
R4 also sets the hysteresis voltage for the programmable
UVLO:
The duty cycle is the fraction of time that the internal
switch is on and is determined by the input and output
voltages:
Hysteresis = R4 • 2.4µA
OnceV dropsbelowtheprogrammedvoltage,theLT3686
IN
will enter a low quiescent current state (I ≈ 15µA). To
Q
VOUT + VD
DC=
shutdown the LT3686 completely (I < 2µA), reduce EN/
Q
UVLO pin voltage to below 0.4V.
V – VSW + VD
IN
10000
1000
100
10
Where V is the forward voltage drop of the catch diode
D
(~0.4V) and V is the voltage drop of the internal switch
SW
(~0.67Vatmaximumload). Thisleadstoaminimuminput
voltage of:
VOUT + V
DCMAX
V
=
D – VD + VSW
IN(MIN)
1
DC
can be adjusted with frequency.
MAX
The boost capacitor is charged with the energy stored in
the inductor, the circuit will rely on some minimum load
current to sustain the charge across the boost capacitor.
0.1
0
1
2
3
4
5
6
7
8
EN/UVLO (V)
3686 F01
Figure 1. IQ vs VEN/UVLO (VIN = 10V)
3686fa
ꢀ0
LT3686
ApplicAtions inForMAtion
The maximum input voltage is determined by the absolute
When the required on time decreases below the typical
minimum on time of 100ns, instead of the switch pulse
width becoming narrower to accommodate the lower duty
cycle requirement, the switch pulse width remains fixed at
100ns. The inductor current ramps up to a value exceed-
ing the load current and the output ripple increases. The
part then remains off until the output voltage dips below
the programmed value before it begins switching again
(Figure 4).
maximum ratings of the V and BOOST pins. For fixed
IN
frequency operation, the maximum input voltage is de-
termined by the minimum duty cycle DC
:
MIN
VOUT + VD
DCMIN
V
=
– VD + VSW
IN(MAX)
DC
can be adjusted with frequency. Note that this is a
MIN
restrictionontheoperatinginputvoltageforfixedfrequency
Provided that the load can tolerate the increased output
voltagerippleandthatthecomponentshavebeenproperly
selected,operationwhilepulseskippingissafeandwillnot
damagethepart.Astheinputvoltageincreases,theinductor
current ramps up quicker, the number of skipped pulses
increases, and the output voltage ripple increases.
operation;thecircuitwilltoleratetransientinputsuptothe
absolute maximum ratings of the V and BOOST pins.
IN
Minimum On Time
As the input voltage is increased, the LT3686 is required
to switch for shorter periods of time. Delays associated
with turning off the power switch dictate the minimum on
time of the part. The minimum on time for the LT3686 is
100ns (Figure 3).
Inductor current may reach current limit when operating
in pulse skip mode with small valued inductors. In this
case, the LT3686 will periodically reduce its frequency to
keep the inductor valley current to 1.7A (Figure 5). Peak
V
SW
V
SW
20V/DIV
10V/DIV
I
L
I
L
500mA/DIV
500mA/DIV
V
OUT
100mA/DIV
AC
V
OUT
100mV/DIV
AC
3686 F04
2µs/DIV
3686 F03
500ns/DIV
V
V
= 35V
IN
OUT
V
V
= 18V
= 3.3V
IN
OUT
= 3.3V
L = 6.8µH
L = 6.8µH
C
I
= 22µF
OUT
= 300mA
C
= 22µF
= 1.2mA
OUT
OUT
I
LOAD
Figure 4. Pulse Skip Occurs When Required On Time Is
Below 100ns
Figure 3. Continuous Mode Operation Near Minimum On Time
3686fa
ꢀꢀ
LT3686
ApplicAtions inForMAtion
inductor current is therefore peak current plus minimum
switch delay:
Table 1. RT vs Frequency
FREQUENCY (MHz)
R (kΩ)
T
2.5
2.3
2.1
1.9
1.7
1.5
1.3
1.1
0.9
0.7
0.5
0.3
9.51
12.38
15.8
1.7A + (V – V )/L • 100ns
IN
OUT
V
20
SW
10V/DIV
25.32
31.95
40.85
52.7
I
L
500mA/DIV
V
OUT
100mA/DIV
AC
69.9
3686 F05
2µs/DIV
98.6
V
V
= 35V
IN
OUT
= 3.3V
151.6
280.8
L = 6.8µH
C
= 22µF
= 1.2A
OUT
OUT
I
Figure 5. Pulse Skip with Large Load Current Will Be Limited by
the DA Valley Current Limit. Notice the Flat Inductor Valley
Current and Reduced Switching Frequency
300
250
200
150
100
The part is robust enough to survive prolonged opera-
tion under these conditions as long as the peak inductor
current does not exceed 2A. Inductor current saturation
and junction temperature may further limit performance
during this operating regime.
50
0
Frequency Selection
0
0.5
1
1.5
2
2.5
The maximum frequency that the LT3686 can be pro-
grammed to is 2.5MHz. The minimum frequency that the
LT3686 can be programmed to is 300kHz. The switching
frequency is programmed by tying a 1% resistor from the
RT pin to ground. Table 1 can be used to select the value
FREQUENCY (MHz)
3686 F06a
Figure 6a. Switching Frequency vs RT
40
of R . Minimum on-time and edge loss must be taken into
35
30
25
20
15
10
5
T
consideration when selecting the intended frequency of
operation. Higher switching frequency increases power
dissipationandlowersefficiency.Finitetransistorbandwidth
limits the speed at which the power switch can be turned
on and off, effectively setting the minimum on-time of the
LT3686. For a given output voltage, the minimum on-time
determines the maximum input voltage to remain in con-
tinuous mode operation outlined in the Minimum On Time
section of the data sheet. Finite transition time results in
a small amount of power dissipation each time the power
switch turns on and off (edge loss). Edge loss increases
with frequency, switch current, and input voltage.
5V
OUT
12V
OUT
3.3V
OUT
0
0.25
0.75
1.25
1.75
2.25
FREQUENCY (MHz)
3686 F06b
Figure 6b. Suggested Inductance vs Frequency
3686fa
ꢀꢁ
LT3686
ApplicAtions inForMAtion
Catch Diode
The MODE pin serves as mode select for the BD active
load circuit. The active load is enabled when MODE is
tied high and disabled when MODE is tied low. See Fixed
Frequency at Light Load section.
A low capacitance 1-2A Schottky diode is recommended
for the catch diode, D1. The diode must have a reverse
voltage rating equal to or greater than the maximum input
voltage. The MBRM140 is a good choice; it is rated for
1A continuous forward current and a maximum reverse
voltage of 40V.
Inductor Selection and Maximum Output Current
A good first choice for the inductor value is:
4(VOUT + VD)
L=
Input Capacitor
f
Bypass the input of the LT3686 circuit with a 2.2μF or
higher value ceramic capacitor of X7R or X5R type. Y5V
types have poor performance over temperature and ap-
plied voltage and should not be used. A 2.2μF ceramic is
adequate to bypass the LT3686 and will easily handle the
ripple current. However, if the input power source has
high impedance, or there is significant inductance due to
long wires or cables, additional bulk capacitance may be
necessary. This can be provided with a low performance
electrolytic capacitor. Step-down regulators draw current
from the input supply in pulses with very fast rise and
fall times. The input capacitor is required to reduce the
resultingvoltagerippleattheLT3686andtoforcethisvery
high frequency switching current into a tight local loop,
minimizing EMI. A 2.2μF capacitor is capable of this task,
but only if it is placed close to the LT3686 and the catch
diode (see the PCB Layout section). A second precaution
regarding the ceramic input capacitor concerns the maxi-
mum input voltage rating of the LT3686. A ceramic input
capacitor combined with trace or cable inductance forms
where V is the voltage drop of the catch diode (~0.4V), L
D
is in μH, frequency is in MHz. With this value there will be
no subharmonic oscillation. The inductor’s RMS current
rating must be greater than the maximum load current
anditssaturationcurrentshouldbeabout30%higher. For
robust operation during fault conditions, the saturation
current should be above 2A. To keep efficiency high, the
series resistance (DCR) should be less than 0.1Ω. Table
2 lists several vendors and types that are suitable.
There are several graphs in the Typical Performance
Characteristics section of this data sheet that show the
maximum load current as a function of input voltage and
inductor value for several popular output voltages. Low
inductance may result in discontinuous mode opera-
tion, which is okay, but further reduces maximum load
current. For details of the maximum output current and
discontinuous mode operation, see Linear Technology
Application Note 44.
Table 2
VENDOR
URL
PART SERIES
INDUCTANCE RATE (µH)
SIZE (mm)
Sumida
www.sumida.com
CDRH4D28
CDRH5D28
CDRH8D28
1.2 to 4.7
2.5 to 10
2.5 to 33
4.5 × 4.5
5.5 × 5.5
8.3 × 8.3
Toko
www.toko.com
A916CY
D585LC
2 to 12
1.1 to 39
6.3 × 6.2
8.1 × 8
Würth Elektronik
www.we-online.com
WE-TPC(M)
WE-PD2(M)
WE-PD(S)
1 to 10
2.2 to 22
1 to 27
4.8 × 4.8
5.2 × 5.8
7.3 × 7.3
3686fa
ꢀꢂ
LT3686
ApplicAtions inForMAtion
a high quality (underdamped) tank circuit. If the LT3686
circuit is plugged into a live supply, the input voltage can
ring to twice its nominal value, possibly exceeding the
LT3686’s voltage rating. This situation is easily avoided;
see the Hot-Plugging Safely section.
response. Transient performance can be improved with
a high value capacitor, but a phase lead capacitor across
the feedback resistor, R1, may be required to get the full
benefit (see the Compensation section).
For small size, the output capacitor can be chosen ac-
cording to:
Output Capacitor
83
OUT • f
The output capacitor has two essential functions. Along
with the inductor, it filters the square wave generated by
the LT3686 to produce the DC output. In this role it deter-
mines the output ripple so low impedance at the switching
frequency is important. The second function is to store
energy in order to satisfy transient loads and stabilize the
LT3686’s control loop. Ceramic capacitors have very low
equivalent series resistance (ESR) and provide the best
ripple performance. A good value is:
COUT
=
V
where C
is in μF and frequency is in MHz. However,
OUT
usinganoutputcapacitorthissmallresultsinanincreased
loop crossover frequency and increased sensitivity to
noise, requiring careful PCB design.
High performance electrolytic capacitors can be used for
theoutputcapacitor. LowESRisimportant, sochooseone
that is intended for use in switching regulators. The ESR
should be specified by the supplier and should be 0.1Ω
or less. Such a capacitor will be larger than a ceramic
capacitor and will have a larger capacitance, because the
capacitor must be large to achieve low ESR. Table 3 lists
several capacitor vendors.
145
OUT • f
COUT
=
V
whereC
isinμFandfrequencyisinMHz.UseanX5Ror
OUT
X7R type and keep in mind that a ceramic capacitor biased
with V
will have less than its nominal capacitance. This
OUT
choice will provide low output ripple and good transient
Table 3
VENDOR
PHONE
URL
PART SERIES
COMMENTS
EEF Series
T494, T495
Panasonic
(714) 373-7366
www.panasonic.com
Ceramic
Polymer
Tantalum
Kemet
Sanyo
(864) 963-6300
(408) 794-9714
www.kemet.com
Ceramic
Tantalum
www.sanyovideo.com
Ceramic
Polymer
Tantalum
POSCAP
Murata
AVX
(404) 436-1300
(864) 963-6300
www.murata.com
www.avxcorp.com
Ceramic
Ceramic
Tantalum
TPS Series
Taiyo Yuden
www.taiyo-yuden.com
Ceramic
3686fa
ꢀꢃ
LT3686
ApplicAtions inForMAtion
Figure 7 shows the transient response of the LT3686 with
several output capacitor choices. The output is 3.3V. The
loadcurrentissteppedfrom0.25Ato1Aandbackto0.25A,
and the oscilloscope traces show the output voltage. The
upper photo shows the recommended value. The second
photo shows the improved response (less voltage drop)
resulting from a larger output capacitor and a phase lead
capacitor. The last photo shows the response to a high
performanceelectrolyticcapacitor. Transientperformance
is improved due to the large output capacitance.
BOOST and BD Pin Considerations
Capacitor C3 and the internal boost diode are used to
generate a boost voltage that is higher than the input
voltage. In most cases a 0.22μF capacitor will work well.
Figure 8 shows two ways to arrange the boost circuit. The
BOOST pin must be at least 2.2V above the SW pin for
best efficiency. For outputs of 3V and above, the standard
circuit (Figure 8a) is best. For outputs less than 3V and
above 2.5V, place a discrete Schottky diode (such as the
MODE < 0.4V
MODE > 0.8V
V
OUT
32.4k
10k
I
I
L
L
500mA/DIV
500mA/DIV
22µF
FB
V
V
OUT
50mV/DIV
AC
OUT
50mV/DIV
AC
3686 F07a
3686 F07b
3686 F07c
3686 F07f
3686 F07i
20µs/DIV
20µs/DIV
20µs/DIV
20µs/DIV
20µs/DIV
20µs/DIV
V
OUT
47pF
32.4k
10k
I
I
L
L
500mA/DIV
500mA/DIV
22µF
×2
FB
V
V
OUT
50mV/DIV
AC
OUT
50mV/DIV
AC
3686 F07d
3686 F07e
V
OUT
32.4k
I
I
L
L
+
500mA/DIV
500mA/DIV
100µF
FB
10k
V
V
SANYO
4TPB100M
OUT
OUT
50mV/DIV
AC
50mV/DIV
AC
3686 F07g
3686 F07h
Figure 7. Transient Load Response of the LT3686 with Different Output Capacitors as the Load Current Is Stepped from 0.25A to 1A.
VIN = 12V, VOUT = 3.3V, L = 6.8µH , Frequency = 2MHz
3686fa
ꢀꢄ
LT3686
ApplicAtions inForMAtion
BAT54)inparallelwiththeinternaldiodetoreduceV . The
the optimal boost capacitor for the chosen BD voltage.
The absence of BD voltage during startup will increase
minimum voltage to start and reduce efficiency. You must
also be sure that the maximum voltage rating of BOOST
D
following equations can be used to calculate and minimize
boost capacitance in μF:
0.065
CBOOST
=
pin is not exceeded. The BD pin can also be tied to V
IN
(V + VCATCH – VD −2.2)• f
BD
(Figure 8c) but V will be limited to 25V and the active
IN
load circuit is automatically disabled.
V is the forward drop of the boost diode, V
is the
D
CATCH
The minimum operating voltage of an LT3686 applica-
tion is limited by the undervoltage lockout (3.6V) and by
the maximum duty cycle as outlined above. For proper
start-up, the minimum input voltage is also limited by
the boost circuit. If the input voltage is ramped slowly, or
forward drop of the catch diode (D1), and frequency is
in MHz.
For lower output voltages the BD pin can be tied to an
external voltage source with adequate local bypassing
(Figure 8b). The above equations still apply for calculating
BD
BOOST
LT3686
V
V
V
SW
DA
OUT
IN
IN
GND
V
– V ≅ V
SW OUT
BOOST
8a
MAX V
≅ V + V
BOOST
IN
OUT
V
DD
BD
BOOST
SW
LT3686
V
V
V
OUT
IN
IN
DA
GND
V
– V ≅ V
SW DD
BOOST
MAX V
≅ V + V
8b
BOOST
IN
DD
BD
BOOST
SW
LT3686
V
V
V
OUT
IN
IN
DA
GND
V
– V ≅ V
IN
BOOST
SW
3686 F08
MAX V
≅ 2V
8c
BOOST
IN
Figure 8
3686fa
ꢀꢅ
LT3686
ApplicAtions inForMAtion
the discharged output capacitor will present a load to the
switcher which will allow it to start. At light loads, the
inductor current becomes discontinuous and the effective
duty cycle can be very high. This reduces the minimum
the LT3686 is turned on with its EN/UVLO pin when the
output is already in regulation, then the boost capacitor
may not be fully charged. Because the boost capacitor is
charged with the energy stored in the inductor, the circuit
will rely on some minimum load current to get the boost
circuit running properly.
input voltage to approximately 400mV above V . At
OUT
higher load currents, the inductor current is continuous
and the duty cycle is limited by the maximum duty cycle,
requiring a higher input voltage to maintain regulation.
This minimum load will depend on the input and output
voltages, and on the arrangement of the boost circuit. The
minimum load generally goes to zero once the circuit has
started. Figure 9 shows plots of minimum load to start
and to run as a function of input voltage. In many cases
As the LT3686 enters dropout, the boost capacitor voltage
willbelimitedbyV ,whichisfixedbythemaximumduty
OUT
cycle. If the boost capacitor’s voltage during dropout falls
7
9
8
7
6
6
5
4
3
2
5
4
3
2
START
START
1
0
1
RUN
RUN
SUSTAIN
SUSTAIN
0
1
10
100
1000
1
10
100
1000
I
(mA)
I
(mA)
LOAD
LOAD
3686 F09a
3686 F09b
Figure 9a. Typical Minimum Input Voltage, VOUT = 3.3V,
f = 1MHz, L = 15µH, Mode < 0.4V
Figure 9b. Typical Minimum Input Voltage, VOUT = 5V,
f = 1MHz, L = 22µH, Mode < 0.4V
7
6
8
7
RUN
6
5
RUN
5
4
3
2
1
0
4
3
2
1
0
1
10
100
1000
1
10
100
1000
I
(mA)
I
(mA)
LOAD
LOAD
3686 F09c
3686 F09d
Figure 9c. Typical Minimum Input Voltage, VOUT = 3.3V,
f = 1MHz, L = 15µH, Mode > 0.8V
Figure 9d. Typical Minimum Input Voltage, VOUT = 5V,
f = 1MHz, L = 22µH, Mode > 0.8V
3686fa
ꢀꢆ
LT3686
ApplicAtions inForMAtion
below the minimum voltage to sustain boosted operation
(2.2V across the boost capacitor), the output voltage will
fall suddenly to:
Instead of controlling switch current, the internal error
amplifier servos the active load on the output via the BD
pin to maintain output voltage regulation. The impact on
efficiency is mitigated by pulling the minimum current
necessary to keep switching at full frequency. The neces-
sary BD load to maintain output regulation depends on
V
OUT
= (V – 2.2) • DC
IN MAX
Figure 9 shows the minimum V necessary to sustain
IN
boosted operation during dropout. Once V drops below
V , inductor size, and load current. As the necessary
IN
IN
the sustain voltage, V will need to reach the start voltage
BD load increases beyond its 40mA limit, pulse-skipping
mode will resume.
IN
again to refresh the boost capacitor. The programmable
undervoltagelockout(UVLO)functioncanbeusedtoavoid
TheBDactiveloadcircuitryisenabledwhenMODEtiedhigh
and disabled when MODE is tied low. Even whenactivated,
the active load will shutdown when BD voltage exceeds
operating unless V is greater than the start voltage.
IN
Fixed Frequency at Light Load
either5.2VorV inanefforttominimizepowerdissipation
IN
The LT3686 contains unique active load circuitry to allow
for full frequency switching at very light loads. To enable
the active load, tie the MODE pin to greater than 0.8V.
and intelligently react to external configurations.
To address the startup concerns delineated in the BOOST
and BD Pin Considerations section, the active load will
assist startup by pulling maximum current (40mA) to
charge the boost capacitor voltage in the absence of an
adequate load. An internal power good circuit will disable
Typical fixed frequency nonsynchronous buck regulators
skip pulses at light loads. With a fixed input voltage, as the
loadcurrentdecreasesindiscontinuousmode,theregula-
tor is required to switch for shorter periods of time. When
therequiredontimedecreasesbelowthetypicalminimum
on time, the regulator skips one or more pulses so the
effective average duty cycle is equal to the required duty
cycle. This likelihood of entering pulse-skipping is exacer-
bated by the tendency for minimum on time to increase at
very light loads. Pulse-skipping is undesirable because it
causesunpredictable,sub-harmonicoutputripplethatcan
interferewiththeoperationofothersensitivecomponents
such as AM receivers and audio equipment.
the BD active load when V reaches 0.7V. Figure 9 com-
FB
pares plots of minimum input voltage to start and run as
a function of load current. In many cases the discharged
output capacitor will present a load to the switcher which
will allow it to start. The plots show the worst-case situ-
ation where V is ramping very slowly.
IN
The active load also activates to hasten the recharge of
boost cap when operating beyond maximum duty cycle.
When not in use, the active load pulls no current.
The BD active load is designed to combat pulse-skipping
byprovidinganoperationalregimebetweenfullfrequency
discontinuous and pulse-skipping modes.
40
35
PULSE-SKIPPING
30
The maximum V before pulse-skipping in discontinu-
IN
ACTIVE
ous mode is directly dependent on load current; as the
load decreases, so does the pulse-skipping boundary. An
artificial load on the output helps push the pulse-skip-
ping boundary higher. The LT3686 achieves this goal by
commanding the minimum load necessary to keep itself
at full switching frequency, hence the circuitry is called
an active load.
LOAD
25
20
DCM
15
CCM
10
5
0
0
20
40
60
80
(mA)
100 120 140
I
OUT
AstheLT3686approachesminimumontimeindiscontinu-
ous mode, its power switch transitions smoothly into a
fixed on time, fixed frequency open loop current source.
3686 F10
Figure 10. Regions of Operation (5VOUT, 2MHz)
3686fa
ꢀꢇ
LT3686
ApplicAtions inForMAtion
Soft-Start
regulated to the voltage at the SS pin until it exceeds 0.8V,
FB is then regulated to the reference 0.8V. Soft-start also
reduces the oscillator frequency to avoid hitting current
limit during start-up. Figure 12 shows the start-up wave-
forms with and without the soft-start circuit.
The SS pin is used to soft-start the LT3686, eliminating
input current surge during start-up. It can also be used to
track another voltage in the system (Figure 11).
An internal 2µA current source charges an external soft-
start capacitor to generate a voltage ramp. FB voltage is
V
OUT
2V/DIV
V
SS
500mV/DIV
3686 F11
1ms/DIV
Figure 11. LT3686 Configured to Track Voltage on SS Pin
V
SW
10V/DIV
SS
GND
I
L
500mA/DIV
V
OUT
2V/DIV
5µs/DIV
V
V
= 10V
IN
OUT
= 3.3V
L = 6.8µH
C
C
= 22µF
OUT
= 0
SS
V
SW
10V/DIV
SS
GND
I
L
1.2nF
500mA/DIV
V
OUT
2V/DIV
3686 F12
50µs/DIV
V
V
= 10V
OUT
L = 6.8µH
IN
= 3.3V
C
C
= 22µF
OUT
= 1.2nF
SS
Figure 12. To Soft-Start the LT3686, Add a Capacitor to the SS Pin
3686fa
ꢀꢈ
LT3686
ApplicAtions inForMAtion
Short and Reverse Protection
pull large currents from the output through the SW pin
and the V pin. Figure 14 shows a circuit that will run
IN
If the inductor is chosen so that it won’t saturate exces-
sively, the LT3686 will tolerate a shorted output. When
operatinginshort-circuitcondition,theLT3686willreduce
its frequency until the valley current is 1.7A (Figure 13).
There is another situation to consider in systems where
the output will be held high when the input to the LT3686
is absent. This may occur in battery charging applications
or in battery backup systems where a battery or some
other supply is diode ORed with the LT3686’s output. If
only when the input voltage is present and that protects
against a shorted or reversed input.
Hot-Plugging Safely
The small size, robustness and low impedance of ceramic
capacitors make them an attractive option for the input
bypasscapacitorofLT3686circuits.However,thesecapaci-
tors can cause problems if the LT3686 are plugged into a
live supply (see Linear Technology Application Note 88 for
a complete discussion). The low loss ceramic capacitor
combined with stray inductance in series with the power
sourceformsanunderdampedtankcircuit,andthevoltage
the V pin is allowed to float and the EN/UVLO pin is held
IN
high (either by a logic signal or because it is tied to V ),
IN
then the LT3686’s internal circuitry will pull its quiescent
current through its SW pin. This is fine if your system
can tolerate a few mA in this state. If you ground the
EN/UVLO pin, the SW pin current will drop to essentially
at the V pin of the LT3686 can ring to twice the nominal
IN
input voltage, possibly exceeding the LT3686’s rating and
damaging the part. If the input supply is poorly controlled
or the user will be plugging the LT3686 into an energized
zero. However, if the V pin is grounded while the output
IN
is held high, then parasitic diodes inside the LT3686 can
LT3686
V
V
IN
SW
V
BD
IN
20V/DIV
BOOST
EN/UVLO
MODE
SS
SW
V
OUT
I
L
500mA/DIV
DA
FB
RT
3686 F13
2µs/DIV
GND
V
= 35V
IN
L = 6.8µH
= 22µF
C
OUT
3686 F14
R
= 17.4k
T
V
= 0V
OUT
Figure 14. Input Diode Prevents a Shorted Input from
Discharging a Backup Battery Tied to the Output; it Also
Protects the Circuit from a Reversed Input. The LT3686
Runs Only When the Input is Present
Figure 13. The LT3686 Reduces its Frequency from 2MHz to
160kHz to Protect Against Shorted Output
3686fa
ꢁ0
LT3686
ApplicAtions inForMAtion
supply, the input network should be designed to prevent
this overshoot. Figure 15 shows the waveforms that re-
sult when an LT3686 circuit is connected to a 24V supply
through six feet of 24-gauge twisted pair. The first plot is
the response with a 2.2μF ceramic capacitor at the input.
The input voltage rings as high as 35V and the input cur-
rent peaks at 20A. One method of damping the tank circuit
is to add another capacitor with a series resistor to the
circuit. In Figure 15b an aluminum electrolytic capacitor
has been added. This capacitor’s high equivalent series
resistance damps the circuit and eliminates the voltage
overshoot. The extra capacitor improves low frequency
ripplefilteringandcanslightlyimprovetheefficiencyofthe
circuit,thoughitislikelytobethelargestcomponentinthe
circuit.AnalternativesolutionisshowninFigure15c.A1Ω
resistor is added in series with the input to eliminate the
voltage overshoot (it also reduces the peak input current).
A 0.1μF capacitor improves high frequency filtering. This
solution is smaller and less expensive than the electrolytic
capacitor. For high input voltages its impact on efficiency
is minor, reducing efficiency less than one half percent for
a 5V output at full load operating from 24V.
CLOSING SWITCH
SIMULATES HOT PLUG
I
IN
V
IN
DANGER!
LT3686
2.2µF
V
IN
20V/DIV
RINGING V MAY EXCEED
IN
ABSOLUTE MAXIMUM
RATING OF THE LT3686
+
I
IN
5A/DIV
LOW
STRAY
IMPEDANCE
ENERGIZED
24V SUPPLY
INDUCTANCE
20µs/DIV
DUE TO 6 FEET
(2 METERS) OF
TWISTED PAIR
(15a)
V
LT3686
2.2µF
IN
20V/DIV
+
+
+
10µF
35V
AI.EI.
I
IN
5A/DIV
(15b)
20µs/DIV
1Ω
V
LT3686
2.2µF
IN
20V/DIV
0.1µF
I
IN
5A/DIV
3686 F15
20µs/DIV
(15c)
Figure 15. A Well Chosen Input Network Prevents Input Voltage Overshoot and Ensures Reliable Operation
When the LT3686 Is Connected to a Live Supply
3686fa
ꢁꢀ
LT3686
ApplicAtions inForMAtion
Frequency Compensation
crossover occurs above the R C zero. This simple model
C C
works well as long as the value of the inductor is not too
high and the loop crossover frequency is much lower than
the switching frequency. With a larger ceramic capacitor
(very low ESR), crossover may be lower and a phase lead
capacitor (CPL) across the feedback divider may improve
thephasemarginandtransientresponse.Largeelectrolytic
capacitors may have an ESR large enough to create an
additional zero, and the phase lead may not be necessary.
If the output capacitor is different than the recommended
capacitor, stability should be checked across all operating
conditions, including load current, input voltage and tem-
perature.TheLT1375datasheetcontainsamorethorough
discussion of loop compensation and describes how to
test the stability using a transient load.
The LT3686 uses current mode control to regulate the
output. This simplifies loop compensation. In particular,
the LT3686 does not require the ESR of the output capaci-
tor for stability allowing the use of ceramic capacitors to
achieve low output ripple and small circuit size. Figure 16
shows an equivalent circuit for the LT3686 control loop.
The error amp is a transconductance amplifier with finite
output impedance. The power section, consisting of the
modulator, power switch and inductor, is modeled as a
transconductance amplifier generating an output current
proportional to the voltage at the V node. Note that the
C
outputcapacitorintegratesthiscurrent,andthatthecapaci-
torontheV node(C )integratestheerroramplifieroutput
C
C
current, resulting in two poles in the loop. R provides a
C
zero. With the recommended output capacitor, the loop
CURRENT MODE
POWER STAGE
LT3686
–
+
1V
SW
g
m
=
2A/V
OUT
R1
C
PL
–
+
FB
g
=
V
m
C
ESR
C1
200µA/V
R
C1
C
800mV
ERROR
+
160k
AMPLIFIER
C
C
1M
100pF
R2
GND
3686 F16
Figure 16. Model for Loop Response
3686fa
ꢁꢁ
LT3686
ApplicAtions inForMAtion
PCB Layout
terminal of the output capacitor C1. The SW and BOOST
nodes should be as small as possible. Finally, keep the
FB node small so that the ground pin and ground traces
will shield it from the SW and BOOST nodes. Include vias
near the exposed GND pad of the LT3686 to help remove
heat from the LT3686 to the ground plane.
ForproperoperationandminimumEMI,caremustbetaken
during printed circuit board layout. Figure 17 shows the
recommended component placement with trace, ground
plane and via locations. Note that large, switched currents
flow in the LT3686’s V and SW pins, the catch diode (D1)
IN
and the input capacitor (C2). The loop formed by these
components should be as small as possible and tied to
systemgroundinonlyoneplace.Thesecomponents,along
withtheinductorandoutputcapacitor,shouldbeplacedon
the same side of the circuit board, and their connections
shouldbemadeonthatlayer.Placealocal,unbrokenground
plane below these components, and tie this ground plane
to system ground at one location, ideally at the ground
High Temperature Considerations
The die temperature of the LT3686 must be lower than the
maximumratingof125°C.Forhighambienttemperatures,
care should be taken in the layout of the circuit to ensure
good heat sinking of the LT3686. The maximum load
current should be derated as the ambient temperature
approaches the maximum allowed junction temperature.
OUT
C2
SW
D1
V
IN
BD
DA
BST
FB
SS
RT
UVLO
MODE
3686 F17
Figure 17. PCB Layout
3686fa
ꢁꢂ
LT3686
ApplicAtions inForMAtion
ThedietemperatureiscalculatedbymultiplyingtheLT3686
power dissipation by the thermal resistance from junction
to ambient. Power dissipation within the LT3686 can be
estimated by calculating the total power loss from an
efficiency measurement and subtracting the catch diode
loss. The resulting temperature rise at full load is nearly
independentofinputvoltage. Thermalresistancedepends
on the layout of the circuit board, but 43°C/W is typical
for the (3mm × 3mm) DFN package.
BOOSTpin’s50Vrating. The25Vcircuit(Figure18)shows
how to overcome this limitation using an additional Zener
diode.
Other Linear Technology Publications
Application Notes 19, 35 and 44 contain more detailed
descriptions and design information for Buck regulators
and other switching regulators. The LT1376 data sheet
has a more extensive discussion of output ripple, loop
compensation and stability testing. Design Note 100
shows how to generate a bipolar output supply using a
buck regulator.
Outputs Greater Than 19V
Note that for outputs above 19V, the input voltage range
will be limited by the maximum rating of the BOOST pin.
The sum of input and output voltages cannot exceed the
0.22µF
15V
V
IN
V
LT3686
BD
IN
30V TO 36V
2.2µF
BOOST
0.22µF
EN/UVLO
MODE
V
SW
OUT
100µH
301k
500mA
SS
RT
DA
FB
100nF
GND
10µF
61.9k
10k
3686 F18
Figure 18. 25V Step-Down Converter
3686fa
ꢁꢃ
LT3686
typicAl ApplicAtions
0.8V Step-Down Converter
3.3V Step-Down Converter
V
IN
V
BD
IN
5V TO 37V
V
IN
3.6V TO 25V
2.2µF
EN/UVLO
BOOST
V
BD
IN
0.22µF
2.2µF
1nF
EN/UVLO
BOOST
LT3686
GND
15µH
0.22µF
4.7µF
V
3.3V
1.2A
SW
MODE
OUT
LT3686
GND
V
0.8V
1.2A
SW
MODE
OUT
SS
RT
DA
FB
SS
RT
31.6k
1nF
DA
FB
61.9k
10k
22µF
61.9k
100µF
3686 TA02b
3686 TA02a
1.8V Step-Down Converter
3.3V Step-Down Converter with Programmed UVLO
V
IN
V
BD
IN
7.5V TO 37V
V
IN
3.6V TO 25V
BOOST
V
BD
500k
100k
IN
0.22µF
15µH
2.2µF
LT3686
2.2µF
1nF
EN/UVLO
BOOST
EN/UVLO
0.22µF
6.8µH
V
3.3V
1.2A
SW
OUT
LT3686
GND
V
1.8V
1.2A
SW
MODE
OUT
DA
FB
SS
RT
31.6k
MODE
SS
DA
FB
12.4k
22µF
10k
RT
1nF
GND
61.9k
10k
47µF
61.9k
3686 TA02d
3686 TA02c
2.5V Step-Down Converter
5V Step-Down Converter
V
IN
7V TO 37V
V
BD
IN
V
IN
3.6V TO 25V
2.2µF
EN/UVLO
BOOST
V
BD
IN
0.22µF
22µH
2.2µF
1nF
EN/UVLO
BOOST
LT3686
GND
0.22µF
10µH
V
SW
MODE
OUT
LT3686
GND
5V
V
2.5V
1.2A
SW
MODE
OUT
1.2A
SS
RT
DA
FB
SS
RT
52.3k
1nF
DA
FB
21.5k
61.9k
10k
15µF
61.9k
10k
33µF
3686 TA02f
3686 TA02e
3686fa
ꢁꢄ
LT3686
pAckAge Description
DD Package
10-Lead Plastic DFN (3mm × 3mm)
(Reference LTC DWG # 05-08-1699 Rev B)
0.70 p0.05
3.55 p0.05
2.15 p0.05 (2 SIDES)
1.65 p0.05
PACKAGE
OUTLINE
0.25 p 0.05
0.50
BSC
2.38 p0.05
(2 SIDES)
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
R = 0.125
0.40 p 0.10
TYP
6
10
3.00 p0.10
(4 SIDES)
1.65 p 0.10
(2 SIDES)
PIN 1
TOP MARK
(SEE NOTE 6)
(DD) DFN REV B 0309
5
1
0.25 p 0.05
0.50 BSC
0.75 p0.05
0.200 REF
2.38 p0.10
(2 SIDES)
0.00 – 0.05
BOTTOM VIEW—EXPOSED PAD
NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).
CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
3686fa
ꢁꢅ
LT3686
revision history
REV
DATE
DESCRIPTION
PAGE NUMBER
A
1/10
Revised Features Section
1
3
Updated Electrical Characteristics (Feedback Voltage)
3686fa
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.
ꢁꢆ
LT3686
relAteD pArts
PART NUMBER DESCRIPTION
COMMENTS
LT3689
36V, 60V Transient Protection, 800mA, 2.2MHz, High
V : 3.6V to 36V Transient to 60V, V
= 0.8V, I = 75µA, I <1µA,
OUT(MIN) Q SD
IN
Efficiency MicroPower Step-Down DC/DC Converter with 16-Pin 3mm × 3mm QFN Package
POR Reset and Watchdog Timer
LT3682
LT3970
LT3480
36V, 60V
, 1A, 2.2MHz, High Efficiency MicroPower
V : 3.6V to 36V, V
= 0.8V, I = 75µA, I <1µA, 12-Pin 3mm × 3mm
Q SD
MAX
IN
OUT(MIN)
OUT(MIN)
Step-Down DC/DC Converter
DFN Package
40V, 350mA (I ), 2.2MHz, High Efficiency Step-Down
DC/DC Converter with Only 2.5µA of Quiescent Current
V : 4.2V to 40V, V
= 1.21V, I = 2.5µA, I <1µA, 10-Pin
Q SD
OUT
IN
3mm × 3mm DFN, 10-Pin MSOP Packages
36V with Transient Protection to 60V, 2A (I ), 2.4MHz,
V : 3.6V to 38V, V = 0.78V, I = 70µA, I <1µA, 10-Pin
OUT
IN
OUT(MIN)
Q
SD
High Efficiency Step-Down DC/DC Converter with
3mm × 3mm DFN, 10-Pin MSOP Packages
Burst Mode® Operation
LT3685
LT3481
36V with Transient Protection to 60V, 2A (I ), 2.4MHz,
V : 3.6V to 38V, V = 0.78V, I = 70µA, I <1µA, 10-Pin
OUT
IN
OUT(MIN)
Q
SD
High Efficiency Step-Down DC/DC Converter
3mm × 3mm DFN, 10-Pin MSOP Packages
34V with Transient Protection to 36V, 2A (I ), 2.8MHz,
V : 3.6V to 34V, V = 1.26V, I = 50µA, I <1µA, 10-Pin
OUT
IN
OUT(MIN)
Q
SD
High Efficiency Step-Down DC/DC Converter with Burst
Mode Operation
3mm × 3mm DFN, 10-Pin MSOP Packages
LT3684
LT3508
LT3505
LT3500
LT3507
LT3437
34V with Transient Protection to 36V, 2A (I ), 2.8MHz,
V : 3.6V to 34V, V = 1.26V, I = 850µA, I <1µA, 10-Pin
OUT
IN
OUT(MIN)
Q
SD
High Efficiency Step-Down DC/DC Converter
3mm × 3mm DFN, 10-Pin MSOP Packages
36V with Transient Protection to 40V, Dual 1.4A (I ),
V : 3.7V to 37V, V = 0.8V, I = 4.6mA, I = 1µA, 24-Pin
OUT
IN
OUT(MIN)
Q
SD
3MHz, High Efficiency Step-Down DC/DC Converter
4mm × 4mm QFN, 16-Pin TSSOP Packages
36V with Transient Protection to 40V, 1.4A (I ), 3MHz,
V : 3.6V to 34V, V = 0.78V, I = 2mA, I = 2µA, 8-Pin
OUT
IN
OUT(MIN)
Q
SD
High Efficiency Step-Down DC/DC Converter
3mm × 3mm DFN, 8-Pin MSOP Packages
36V, 40V
, 2A, 2.5MHz, High Efficiency Step-Down
V : 3.6V to 36V, V = 0.8V, I = 2.5mA, I <10µA, 10-Pin
MAX
IN
OUT(MIN)
Q
SD
DC/DC Converter and LDO Controller
3mm × 3mm DFN Package
36V, 2.5MHz Triple (2.4A + 1.5A +1.5A (I )) with LDO
V : 4V to 36V, V
= 0.8V, I = 7mA, I = 1µA, 38-Pin 5mm × 7mm
Q SD
OUT
IN
OUT(MIN)
Controller High Efficiency Step-Down DC/DC Converter
QFN Package
60V, 400mA (I ), MicroPower Step-Down DC/DC
V : 3.3V to 60V, V
= 1.25V, I = 100µA, I <1µA, 10-Pin
OUT(MIN) Q SD
OUT
IN
Converter with Burst Mode Operation
3mm × 3mm DFN, 16-Pin TSSOP Packages
LT1976/LT1977 60V, 1.2A (I ), 200/500kHz, High Efficiency
V : 3.3V to 60V, V
= 1.2V, I = 100µA, I <1µA, 16-Pin TSSOP
Q SD
OUT
IN
OUT(MIN)
OUT(MIN)
OUT(MIN)
OUT(MIN)
Step-Down DC/DC Converter with Burst Mode Operation Package
LT3434/LT3435 60V, 2.4A (I ), 200/500kHz, High Efficiency V : 3.3V to 60V, V
= 1.2V, I = 100µA, I <1µA, 16-Pin TSSOP
OUT
IN
Q
SD
Step-Down DC/DC Converter with Burst Mode Operation Package
LT1936
LT3493
LT1766
36V, 1.4A (I ), 500kHz, High Efficiency Step-Down
V : 3.6V to 36V, V
IN
= 1.2V, I = 1.9mA, I <1µA, 8-Pin MS Package
Q SD
OUT
DC/DC Converter
36V, 1.4A (I ), 750kHz, High Efficiency Step-Down
V : 3.6V to 36V, V
= 0.8V, I = 1.9mA, I <1µA, 6-Pin
Q SD
OUT
IN
DC/DC Converter
2mm × 3mm DFN Package
60V, 1.2A (I ), 200kHz, High Efficiency Step-Down
V : 5.5V to 60V, V
= 1.2V, I = 2.5mA, I = 25µA, 16-Pin TSSOP
OUT(MIN) Q SD
OUT
IN
DC/DC Converter
Package
Burst Mode is a registered trademark of Linear Technology Corporation.
3686fa
LT 0110 REV A • PRINTED IN USA
Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
ꢁꢇ
●
●
LINEAR TECHNOLOGY CORPORATION 2009
(408) 432-1900 FAX: (408) 434-0507 www.linear.com
相关型号:
LT3686IDD#PBF
LT3686 - 37V/1.2A Step-Down Regulator in 3mm x 3mm DFN; Package: DFN; Pins: 10; Temperature Range: -40°C to 85°C
Linear
LT3686IDD#TRPBF
LT3686 - 37V/1.2A Step-Down Regulator in 3mm x 3mm DFN; Package: DFN; Pins: 10; Temperature Range: -40°C to 85°C
Linear
LT3688EFE#PBF
LT3688 - Dual 800mA Step-Down Switching Regulator with Power-On Reset and Watchdog Timer; Package: TSSOP; Pins: 24; Temperature Range: -40°C to 85°C
Linear
LT3688IFE#PBF
LT3688 - Dual 800mA Step-Down Switching Regulator with Power-On Reset and Watchdog Timer; Package: TSSOP; Pins: 24; Temperature Range: -40°C to 85°C
Linear
©2020 ICPDF网 联系我们和版权申明