MAX15166EWE+ [MAXIM]
High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches;
| 型号： | MAX15166EWE+ |
| 厂家： | 
MAXIM INTEGRATED PRODUCTS |
| 描述： | High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches 信息通信管理 开关 |
| 文件： | 总21页 (文件大小：1113K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
EVALUATION KIT AVAILABLE
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
General Description
Benefits and Features
● Feature Integration Shrinks Solution Size
The MAX15066/MAX15166 current-mode, synchronous,
DC-DC buck converters deliver an output current up
to 4A with high efficiency. The devices operate from
an input voltage of 4.5V to 16V and provides an
adjustable output voltage from 0.606V to 90% of the
input voltage. The devices are ideal for distributed power
systems, notebook computers, nonportable consumer
applications, and preregulation applications.
• Integrated 40mΩ (High-Side) and 18.5mΩ (Low-
Side) R
Power MOSFETs
DS-ON
• Stable with Low-ESR Ceramic Output Capacitors
• Enable Input and Power-Good Output
• Cycle-by-Cycle Overcurrent Protection
• Fully Protected Against Overcurrent
(Hiccup Protection) and Overtemperature
● High Efficiency Conserves Power
The devices feature a PWM mode operation with
an internally fixed switching frequency of 500kHz
(MAX15066) and 350kHz (MAX15166) capable of 90%
maximum duty cycle. The devices automatically enter
skip mode at light loads. The current-mode control
architecture simplifies compensation design and ensures
a cycle-by-cycle current limit and fast response to line
and load transients. A high gain transconductance
error amplifier allows flexibility in setting the external
compensation, simplifying the design and allowing for an
all-ceramic design.
• Up to 96% Efficiency (5V Input and 3.3V Output)
• Up to 93% Efficiency (12V Input and 3.3V Output)
• Automatic Skip Mode During Light Loads
● Safe, Reliable, Accurate Operation
• Continuous 4A Output Current
• ±1% Output Accuracy Over Load, Line, and
Temperature
• Safe Startup Into Prebiased Output
• Programmable Soft-Start
• V
LDO Undervoltage Lockout
DD
● Well Suited to Distributed Power, Networking, and
The synchronous buck regulators feature inter-
nal MOSFETs that provide better efficiency than
asynchronous solutions, while simplifying the design
relative to discrete controller solutions. In addition to
simplifying the design, the integrated MOSFETs mini-
mize EMI, reduce board space, and provide higher reli-
ability by minimizing the number of external components.
Computing Applications
• 4.5V to 16V Input Voltage Range
• Adjustable Output Voltage Range from 0.606V
to (0.9 x V )
IN
®
● Available in EE-Sim Design and Simulation Tool to
Slash Design Time
Additional features include an externally adjustable
soft-start, independent enable input and power-good
output for power sequencing, and thermal shutdown
protection. The devices offer overcurrent protection
(high-side sourcing) with hiccup mode during an output
short-circuit condition. The devices ensure safe startup
when powering into a prebiased output.
Ordering Information appears at end of data sheet.
Typical Application Circuit
INPUT
4.5V TO 16V
IN
BST
LX
1.8V/4A
OUTPUT
The MAX15066/MAX15166 are available in a 2mm x
2mm, 16-bump (4 x 4 array), 0.5mm pitch wafer-level
package (WLP) and are fully specified from -40NC to
+85NC.
EN
MAX15066
MAX15166
V
DD
FB
Applications
● Distributed Power Systems
● Preregulators for Linear Regulators
● Home Entertainment (TV and Set-Top Boxes)
● Network and Datacom
COMP
PGOOD
SS
GND
● Servers, Workstations, and Storage
EE-Sim is a registered trademark of Maxim Integrated
Products, Inc.
19-5224; Rev 5; 1/15
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Absolute Maximum Ratings
IN to GND..............................................................-0.3V to +18V
Converter Output and V
DD
EN to GND..................................................-0.3V to (V + 0.3V)
Short-Circuit Duration .......................................... Continuous
IN
LX to GND .............-0.3V to the lower of +18V and (V + 0.3V)
Continuous Power Dissipation (T = +70NC)
IN
A
LX to GND (for 50ns) ....-1V to the lower of +18V and (V + 0.3V)
16-Bump WLP (derate 20.4mW/NC above +70NC)
IN
PGOOD to GND ......................................................-0.3V to +6V
Multilayer Board .......................................................1500mW
V
DD
to GND.............-0.3V to the lower of +6V and (V + 0.3V)
Thermal Resistance (θ ) (Note 2) ..............................23.6NC/W
IN
JA
COMP, FB, SS to
GND........................ -0.3V to the lower of +6V and (V
BST to LX ...............................................................-0.3V to +6V
BST to GND ..........................................................-0.3V to +24V
Operating Temperature Range ......................... -40NC to +85NC
Junction Temperature (Note 3) ......................................+150NC
Continuous Operating Temperature
at Full Current (Note 3)................................................+105NC
Storage Temperature Range .......................... -65NC to +150NC
Soldering Temperature (reflow) .................................... +260NC
+ 0.3V)
DD
BST to V
...........................................................-0.3V to +18V
DD
LX RMS Current (Note 1) ............................................... 0 to 9A
Note 1: LX has internal clamp diodes to GND and IN. Applications that forward bias these diodes should take care not to exceed
the device’s package power dissipation.
Note 2: Package thermal resistances were obtained based on the MAX15066/MAX15166 evaluation kit.
Note 3: Continuous operation at full current beyond +105NC can degrade product life.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Electrical Characteristics
(V = 12V, C
= 1FF, C = 22FF, T = T = -40NC to +85NC, typical values are at T = T = +25NC, unless otherwise noted.)
IN
VDD
IN A J A J
(Note 4)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
STEP-DOWN CONVERTER
Input Voltage Range
V
4.5
16
2
V
IN
Quiescent Current
I
IN
Not switching
1.1
2
mA
FA
Shutdown Input Supply Current
ENABLE INPUT
V
EN
= 0V
6
EN Shutdown Threshold Voltage
V
V
rising
0.7
70
V
EN_SHDN
EN
EN Shutdown Voltage
Hysteresis
V
mV
V
EN_HYST
EN_LOCK
EN Lockout Threshold Voltage
V
V
EN
rising
1.7
1.9
200
2.6
2.1
EN Lockout Threshold
Hysteresis
V
EN_LOCK_
mV
FA
HYST
EN Input Current
I
V
V
= 12V
rising
0.8
5
EN
EN
POWER-GOOD OUTPUT
PGOOD Threshold
V
0.54
0.56
15
0.585
V
PGOOD_TH
FB
V
PGOOD_
HYST
PGOOD Threshold Hysteresis
PGOOD Output Low Voltage
mV
V
PGOOD_
I
= 5mA, V = 0.5V
35
100
100
mV
nA
PGOOD
FB
OL
PGOOD Leakage Current
I
V
= 5V, V = 0.7V
PGOOD
PGOOD FB
ERROR AMPLIFIER
Error-Amplifier
Transconductance
g
1.6
mS
MV
Maxim Integrated
│ 2
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Electrical Characteristics (continued)
(V = 12V, C
= 1FF, C = 22FF, T = T = -40NC to +85NC, typical values are at T = T = +25NC, unless otherwise noted.)
IN
VDD
IN A J A J
(Note 4)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
90
MAX
UNITS
dB
Error-Amplifier Voltage Gain
FB Set-Point Accuracy
FB Input Bias Current
SOFT-START
A
VEA
V
600
606
612
mV
FB
FB
I
V
V
= 0.5V or 0.7V
-100
+100
nA
FB
SS Current
I
SS
= 0.45V, sourcing
= 10mA, sinking
4.5
5
6
5.5
FA
SS
SS Discharge Resistance
CURRENT SENSE
R
I
SS
I
SS
Current Sense to COMP
Transconductance
g
9
S
V
MC
COMP Clamp Low
V
FB
= 0.7V
0.68
PWM CLOCK
MAX15066
MAX15166
450
315
500
350
90
550
385
Switching Frequency
f
kHz
SW
Maximum Duty Cycle
D
MAX
%
Minimum Controllable On-Time
150
ns
Slope Compensation Ramp
Valley
840
667
mV
mV
Slope Compensation Ramp
Amplitude
V
Extrapolated to 100% duty cycle
SLOPE
INTERNAL LDO OUTPUT (V
)
DD
I
I
= 1mA, V = 6.5V to 16V
4.75
4.75
30
5.1
5.1
90
5.45
5.45
VDD
IN
V
Output Voltage
V
V
DD
DD
= 1mA to 25mA, V = 6.5V
IN
VDD
V
DD
V
DD
V
DD
Short-Circuit Current
LDO Dropout Voltage
Undervoltage Lockout
V
= 6.5V
mA
mV
IN
I
= 5mA, V
drops by 2%
100
4.1
VDD
DD
V
V
rising, LX starts switching
3.7
3.9
V
UVLO_TH
DD
Threshold
V
Undervoltage Lockout
V
HYST
DD
UVLO_
150
mV
Hysteresis
POWER SWITCH
High-side switch, I = 0.4A
40
LX
LX On-Resistance
mI
A
Low-side switch, I = 0.4A
18.5
LX
High-Side Switch Source
Current-Limit Threshold
I
5.5
7.7
HSCL
Low-Side Switch Zero-Crossing
Current-Limit Threshold
0.21
0.58
A
High-Side Switch Skip Sourcing
Current-Limit Threshold
A
V
V
V
= 21V, V = V = 16V
0.01
0.01
0.01
10
BST
BST
BST
BST
IN
LX
LX Leakage Current
FA
= 5V, V = 16V, V = 0V
IN
LX
BST Leakage Current
BST On-Resistance
= 21V, V = V = 16V
FA
IN
LX
I
= 5mA
I
Maxim Integrated
│ 3
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Electrical Characteristics (continued)
(V = 12V, C
= 1FF, C = 22FF, T = T = -40NC to +85NC, typical values are at T = T = +25NC, unless otherwise noted.)
IN
VDD
IN A J A J
(Note 4)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
HICCUP PROTECTION
21 x
Soft-Start
Time
Blanking Time
THERMAL SHUTDOWN
Thermal Shutdown Threshold
Thermal Shutdown Hysteresis
Rising
160
20
NC
NC
Note 4: Specifications are 100% production tested at T = +25NC. Limits over the operating temperature range are guaranteed by
A
design and characterization.
Typical Operating Characteristics
(V = 12V, V
= 1.8V, C
= 1FF, C = 22FF, C
= 47FF, T = +25NC (Figure 1, MAX15066), unless otherwise noted.)
OUT A
IN
OUT
VDD
IN
EFFICIENCY vs. LOAD CURRENT
(MAX15066)
EFFICIENCY vs. LOAD CURRENT
(MAX15066)
EFFICIENCY vs. LOAD CURRENT
(MAX15066)
100
90
80
70
60
50
100
90
80
70
60
50
100
90
80
70
60
50
40
V
= 3.3V
V
= 5.0V
OUT
V
= 5.0V
OUT
OUT
V
= 3.3V
OUT
V
= 3.3V
OUT
V
= 2.5V
OUT
V
= 1.8V
OUT
V
= 2.5V
V
OUT
= 1.8V
OUT
V
= 1.8V
OUT
V
= 1.2V
OUT
V
= 2.5V
OUT
V
= 1.2V
OUT
V
= 1.2V
OUT
0.2
V
IN
= 5V
0.4
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
(A)
0
0.4
0.6
(A)
0.8
1.0
0
0.1
0.2
0.3
(A)
0.5
I
I
LOAD
I
LOAD
LOAD
LOAD-TRANSIENT RESPONSE
(MAX15066)
EFFICIENCY vs. LOAD CURRENT
(MAX15066)
MAX15066 toc05
100
95
90
85
80
75
70
V
OUT
100mV/div
AC-COUPLED
V
= 3.3V
OUT
V
= 2.5V
OUT
V
= 1.8V
OUT
V
= 1.2V
OUT
I
LOAD
1A/div
0A
V
= 5V
IN
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
(A)
100µs/div
I
LOAD
Maxim Integrated
│
4
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Typical Operating Characteristics (continued)
(V = 12V, V
= 1.8V, C
= 1FF, C = 22FF, C
= 47FF, T = +25NC (Figure 1, MAX15066), unless otherwise noted.)
IN
OUT
VDD
IN
OUT
A
LOAD-TRANSIENT RESPONSE
(MAX15066)
LOAD-TRANSIENT RESPONSE
(MAX15066)
MAX15066 toc06
MAX15066 toc07
V
V
OUT
OUT
100mV/div
100mV/div
AC-COUPLED
AC-COUPLED
I
I
OUT
OUT
2A/div
2A/div
0A
100µs/div
100µs/div
EFFICIENCY (5V) vs. OUTPUT CURRENT
(MAX15166)
EFFICIENCY (12V) vs. OUTPUT CURRENT
(MAX15166)
100
90
80
70
60
100
90
80
70
60
V
= 1.2V
OUT
V
= 0.9V
OUT
V
= 1.2V
OUT
V
= 0.9V
V
= 1.8V
OUT
OUT
V
= 1.8V
OUT
V
= 2.5V
OUT
V
= 2.5V
OUT
V
= 3.3V
OUT
V
= 3.3V
OUT
V
3
= 5.0V
V
= 12.0V
IN
IN
0
1
2
4
0
1
2
3
4
OUTPUT CURRENT (A)
OUTPUT CURRENT (A)
LOAD-TRANSIENT RESPONSE
(MAX15166)
LOAD REGULATION
MAX15066 toc10
0.6
0.5
0.4
0.3
0.2
0.1
0
V
V
= 12V
IN
= 0.9V
OUT
dl/dt = 1A/µs
= 4 x 47µF
C
OUT
(SEE FIGURE 2 FOR
OTHER VALUES)
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
(A)
40µs/div
I
LOAD
Maxim Integrated
│ 5
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Typical Operating Characteristics (continued)
(V = 12V, V
= 1.8V, C
= 1FF, C = 22FF, C
= 47FF, T = +25NC (Figure 1, MAX15066), unless otherwise noted.)
IN
OUT
VDD
IN
OUT
A
SWITCHING FREQUENCY
vs. INPUT VOLTAGE (MAX15066)
FB SET POINT vs. TEMPERATURE
607.0
606.8
606.6
606.4
606.2
606.0
605.8
605.6
605.4
605.2
605.0
525
1A LOAD
515
T
A
= +85°C
T
A
= +25°C
505
495
485
475
T
A
= -40°C
-40
-15
10
35
60
85
4.5
6.5
8.5
10.5 12.5 14.5 16.5
TEMPERATURE (°C)
INPUT VOLTAGE (V)
INPUT CURRENT vs. INPUT VOLTAGE
(MAX15066)
SHUTDOWN SUPPLY CURRENT
vs. INPUT VOLTAGE
2.0
1.8
1.6
1.4
1.2
1.0
5
4
3
2
1
0
L = 2.2µH
NO LOAD
EN = 0V
4.5
6.5
8.5
10.5 12.5 14.5 16.5
4.5
6.5
8.5
10.5 12.5 14.5 16.5
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
SHUTDOWN SUPPLY CURRENT
vs. TEMPERATURE
SHUTDOWN WAVEFORM
MAX15066 toc17
3.0
2.8
2.6
2.4
2.2
2.0
V
EN
10V/div
V
OUT
1V/div
I
LOAD
2A/div
V
PGOOD
5V/div
-40
-15
10
35
60
85
1ms/div
TEMPERATURE (°C)
Maxim Integrated
│ 6
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Typical Operating Characteristics (continued)
(V = 12V, V
= 1.8V, C
= 1FF, C = 22FF, C
= 47FF, T = +25NC (Figure 1, MAX15066), unless otherwise noted.)
IN
OUT
VDD
IN
OUT
A
SWITCHING BEHAVIOR
OUTPUT SHORT-CIRCUIT WAVEFORM
(MAX15066)
MAX15066 toc18
MAX15066 toc19
V
V
LX
OUT
2V/div
10V/div
0V
0V
V
SS
1V/div
V
OUT
0V
AC-COUPLED
10mV/div
I
IN
0.5A/div
0A
I
L
I
OUT
2A/div
10A/div
0A
0A
20ms/div
1µs/div
SKIP MODE WAVEFORM
(MAX15066)
SOFT-START WAVEFORM
MAX15066 toc20
MAX15066 toc21
I
L
V
OUT
2A/div
AC-COUPLED
20mV/div
V
V
LX
OUT
1V/div
10V/div
0V
V
PGOOD
5V/div
I
LOAD
2A/div
V
EN
0A
10V/div
400µs/div
40µs/div
SOFT-START TIME vs. CAPACITANCE
1000.0
100.0
10.0
1.0
STARTUP INTO PREBIAS (NO LOAD)
MAX15066 toc23
V
OUT
1V/div
0V
I
L
1V/div
0A
0A
I
LOAD
2A/div
V
EN
10V/div
0V
0.1
1
10
100
1000
C
(nF)
SS
400µs/div
Maxim Integrated
│ 7
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Typical Operating Characteristics (continued)
(V = 12V, V
= 1.8V, C
= 1FF, C = 22FF, C
= 47FF, T = +25NC (Figure 1, MAX15066), unless otherwise noted.)
IN
OUT
VDD
IN
OUT
A
MAXIMUM LOAD CURRENT
vs. TEMPERATURE (V = 12V)
IN
STARTUP INTO PREBIAS (4A LOAD)
(MAX15066)
MAX15066 toc24
10
9
L = 2.2µH
V
OUT
V
= 1.2V
OUT
1V/div
V
= 1.8V
OUT
8
V
V
= 2.5V
= 3.3V
OUT
OUT
0V
0A
I
LOAD
7
5A/div
I
L
6
5A/div
V
= 5.0V
OUT
0A
0V
5
V
MAXIMUM CURRENT IS LIMITED BY
THERMAL SHUTDOWN OR CURRENT LIMIT
EN
10V/div
4
-40
-15
10
35
60
85
400µs/div
TEMPERATURE (°C)
MAXIMUM LOAD CURRENT
JUNCTION TEMPERATURE vs. AMBIENT TEMPERATURE
vs. TEMPERATURE (V = 5V)
(V = 12V, L = 2.2uH, LOAD CURRENT = 4A)
IN
IN
(MAX15066)
(MAX15066)
8
7
6
5
4
120
L = 2.2µH
V
= 1.8V
OUT
110
V
= 1.2V
OUT
V
= 2.5V
OUT
100
90
80
70
60
50
40
V
= 3.3V
OUT
V
= 1.2V
OUT
V
= 2.5V
OUT
V
OUT
= 5V
V
= 3.3V
V
= 1.8V
OUT
OUT
MAXIMUM CURRENT IS LIMITED BY
THERMAL SHUTDOWN OR CURRENT LIMIT
-40
-15
10
35
60
85
25
35
45
55
65
75
85
TEMPERATURE (°C)
AMBIENT TEMPERATURE (°C)
JUNCTION TEMPERATURE vs. AMBIENT TEMPERATURE
(V = 5V, L = 2.2µH, LOAD CURRENT = 4A)
IN
(MAX15066)
120
110
100
90
V
= 2.5V
OUT
V
= 3.3V
OUT
80
V
= 1.2V
OUT
70
V
= 1.8V
OUT
60
50
40
25
35
45
55
65
75
85
AMBIENT TEMPERATURE (°C)
Maxim Integrated
│ 8
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Pin Configuration
TOP VIEW
(BUMPS ON BOTTOM)
+
GND
A1
GND
A2
IN
IN
A3
A4
LX
B1
LX
B2
LX
B3
V
DD
B4
BST
C1
I.C.
C2
I.C.
C3
EN
C4
PGOOD
D1
FB
D2
COMP
D3
SS
D4
WLP
Pin Description
BUMP
NAME
FUNCTION
A1, A2
GND
Ground. Connect A1 and A2 together as close as possible to the device.
Power-Supply Input. Input supply range is from 4.5V to 16V. Connect A3 and A4 together as close as
possible to the device. Bypass IN to GND with a minimum 22FF ceramic capacitor as close as
possible to the device.
A3, A4
IN
Inductor Connection. Connect an inductor between LX and the regulator output. LX is high
impedance when the device is in shutdown mode. Connect all LX nodes together as close as possible
to the device.
B1–B3
B4
LX
Internal 5V LDO Output. V
powers the internal analog core. Connect a minimum of 1FF ceramic
DD
V
DD
capacitor from V
to GND.
DD
High-Side MOSFET Driver Supply. Bypass BST to LX with a 0.01FF capacitor. BST is internally
connected to the V regulator through a pMOS switch.
C1
C2, C3
C4
BST
I.C.
EN
DD
Internal Connection. Leave unconnected.
Enable Input. Connect EN to GND to disable the device. Set EN to above 1.9V (typ) to enable the
device. EN can be shorted to IN for always-on operation.
Power-Good Output. PGOOD is an open-drain output that goes high impedance when V exceeds
FB
0.56V (typ). PGOOD is internally pulled low when V falls below 0.545V (typ). PGOOD is internally
FB
D1
PGOOD
pulled low when the device is in shutdown mode, V
thermal shutdown.
is below the UVLO threshold, or the device is in
DD
Feedback Input. Connect FB to the center tap of an external resistor-divider from the output to GND to
set the output voltage from 0.606V to 90% of V
D2
D3
D4
FB
COMP
SS
.
IN
Voltage-Error Amplifier Output. Connect the necessary compensation network from COMP to GND
(see the Compensation Design section).
Soft-Start Timing Capacitor Connection. Connect a capacitor from SS to GND to set the startup time
(see the Setting the Soft-Start Time section).
Maxim Integrated
│ 9
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Block Diagram
EN
V
ENABLE CONTROL AND
THERMAL SHUTDOWN
DD
5V LDO
UVLO
COMPARATOR
3.9V/3.75V
BST
BIAS GENERATOR
V
DD
CURRENT-SENSE AMPLIFIER
AND CURRENT LIMIT
VOLTAGE REFERENCE
IN
LX
LX
CONTROL
LOGIC
MAX15066
MAX15166
V
DD
1.6V
CLAMP
GND
5µA
ZERO-CROSSING
CURRENT LIMIT
PWM
COMPARATOR
0.606
SS
FB
ERROR
C
AMPLIFIER
COMP
OSCILLATOR
PGOOD
MAX15066 (500kHz)
MAX15166 (350kHz)
POWER-GOOD
COMPARATOR
0.560V RISING,
0.545V FALLING
Maxim Integrated
│ 10
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
INPUT
4.5V TO 16V
IN
BST
LX
2.2µH
22µF
10nF
OUTPUT
EN
MAX15066
MAX15166
C
270pF
R1
OUT
V
DD
COMPONENT
MAX15066
1 x 47µF
7.5kI
MAX15166
4 x 47µF
7.5kI
1µF
10kI
C
OUT
FB
COMP
R
COMP
PGOOD
SS
10kI
R
COMP
C
2700pF
20kI
2700pF
5.1kI
COMP
GND
10nF
R1
C
COMP
V
1.8V
0.9V
OUT
Figure 1. Reference Circuit
Detailed Description
The devices also provide the ability to start up into a
prebiased output.
The MAX15066/MAX15166 are high-efficiency, peak
current-mode, step-down DC-DC converters with
integrated high-side (40mI) and low-side (18.5mI)
power switches. The output voltage is set from 0.606V to
Controller Function—PWM Logic
and Skip Mode
The devices employ PWM control with a constant
switching frequency of 500kHz (MAX15066) or 350kHz
(MAX15166) at medium and heavy loads, and skip mode
at light loads. When EN is high, after a brief settling time,
0.9 x V by using an external resistive divider and can
IN
deliver up to 4A of load current. The input voltage range
is 4.5V to 16V, making these devices ideal for distrib-
uted power systems, notebook computers, nonportable
consumer applications, and preregulation applications.
PWM operation starts when V exceeds the FB voltage,
SS
at the beginning of soft-start.
The devices feature a PWM, internally fixed switching
frequency of 500kHz (MAX15066) and 350kHz
(MAX15166) with a 90% maximum duty cycle. PWM
current-mode control allows for an all-ceramic
capacitor solution. The devices include a high gain
transconductance error amplifier. The current-mode
control architecture simplifies compensation design, and
ensures a cycle-by-cycle current limit and fast reaction to
The first operation is always a high-side turn-on at the
beginning of the clock cycle. The high side is turned off
when any of the following conditions occur:
1) COMP voltage exceeds the internal current-mode
ramp waveform, which is the sum of the slope com-
pensation ramp and the current-mode ramp derived
from the inductor current waveform (through the
current-sense block).
line and load transients. The low R , internal MOSFET
DS-ON
switches ensure high efficiency at heavy loads and
minimize critical inductances, reducing layout sensitivity.
2) The high-side current limit is reached.
3) The maximum duty cycle of 90% is reached.
The devices feature thermal shutdown, overcurrent
protection (high-side sourcing and hiccup protection),
and an internal 5V (25mA) LDO with undervoltage
lockout. An externally adjustable voltage soft-start
gradually ramps up the output voltage and reduces
inrush current. At light loads, as soon as a low-side
MOSFET zero-crossing event is detected, the devices
automatically switch to pulse-skipping mode to keep the
quiescent supply current low and enhances the light load
efficiency. An independent enable input controls and the
power-good output allow for flexible power sequencing.
The low side turns off when the clock period ends or
when the zero-crossing current threshold is intercepted.
The devices monitor the inductor current during every
switch cycle and automatically enters discontinuous
mode when the inductor current valley intercepts the
zero-crossing threshold (under light loads); under very
light load conditions, skip mode is activated/deactivated
on a cycle-by-cycle basis.
Maxim Integrated
│ 11
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
The devices enter discontinuous mode when load current
ceramic capacitor. V
driver, and the internal control logic. The V
supplies the low-side switch
DD
output
(I
LOAD
) and inductor ripple current (DI ) are such that:
DD
L
current limit is 90mA (typ) and a UVLO circuit inhibits
V
−
V
V
OUT
V
IN
∆I
1
2
L
IN
L×f
OUT
switching when V falls below 3.75V (typ).
I
−
= I
LOAD
−
×
×
= 0.21A (typ)
DD
LOAD
2
SW
Error Amplifier
During skip-mode operation, the devices skip switch
cycles, switching only as needed to service the load.
This reduces the switching frequency and associated
losses in the internal switch, the synchronous rectifier,
and the inductor. In skip mode, to avoid the occasional
switch cycle “bursts” (and reduce power losses), a
fixed on-time is forecasted using a skip current-limit flag
(0.58A, typ). The on-time, even if controlled by COMP,
cannot be lower than the time needed for the inductor
current to reach 0.58A.
A high gain-error amplifier provides accuracy for the
voltage feedback loop regulation. Connect the necessary
compensation network between COMP and GND (see
the Compensation Design Guidelines for details). The
error-amplifier transconductance is 1.6mS (typ). COMP
clamp low is set to 0.68V (typ), just below the slope
compensation ramp valley, helping COMP to rapidly
return to correct set point during load and line transients.
PWM Comparator
The PWM comparator compares COMP voltage to the
current-derived ramp waveform (LX current to COMP
voltage transconductance value is 9A/V typ). To avoid
instability due to subharmonic oscillations when the duty
cycle is around 50% or higher, a slope compensation
ramp is added to the current-derived ramp waveform.
The compensation ramp (0.667V x 500kHz) for the
MAX15066 and (0.667V x 350kHz) for the MAX15166 is
equivalent to half of the inductor current down slope in
the worst case (load 4A, current ripple 30% and maxi-
mum duty-cycle operation of 90%).
Starting into a Prebiased Output
The devices are capable of safely soft-starting into a pre-
biased output without discharging the output capacitor.
Starting up into a prebiased condition, both low-side and
high-side switches remain off to avoid discharging the pre-
biased output. PWM operation starts only when the SS volt-
age crosses the FB voltage. During soft-start, zero crossing
is activated to avoid reverse current in the device.
Enable Input and Power-Good Output
The devices feature independent device enable
control and power-good signals that allow for flexible
power sequencing. The enable input (EN) accepts a
digital input with a 1.9V (typ) threshold. Apply a voltage
exceeding the threshold on EN to enable the regulator,
or connect EN to IN for always-on operations. Power-
good (PGOOD) is an open-drain output that deasserts
Overcurrent Protection and Hiccup Mode
When the converter output is shorted or the device
is overloaded, the high-side MOSFET current-limit
event (7.7A, typ) turns off the high-side MOSFET and
turns on the low-side MOSFET. In addition, the device
discharges the SS capacitor (C ) for a fixed period of
SS
(goes high impedance) when V is above 0.56V (typ),
FB
time (70ns, typ) through the internal SS low-side switch
and asserts low if V is below 0.545V (typ).
FB
R
(R ). If the overcurrent condition persists,
DS-ON
SS
When the EN voltage is higher than 0.7V (typ) and lower
than 1.9V (typ), most of the internal blocks are disabled;
only an internal coarse preregulator, including the EN
accurate comparator, is kept on. An external voltage-
divider from IN to EN to GND can be used to set the
device turn-on threshold.
the device continues discharging C
until V
drops
SS
SS
below 0.606V and a hiccup event is triggered. The
regulator softly resets by pulling COMP low, turning off
the high-side and turning on the low-side, until the low-
side zero-crossing current threshold is reached. The
high-side and low-side MOSFETs remain off and COMP
is pulled low for a period equal to 21 times the nomi-
nal soft-start time (blanking time). This is obtained by
charging SS from 0 to 0.606V with a 5FA (typ) current,
and then slowly discharging it back to 0V with a 250nA
(typ) current. After the blanking time has elapsed,
the device attempts to restart. If the overcurrent fault
has cleared, the device resumes normal operation.
Otherwise, a new hiccup event is triggered (see the
Output Short-Circuit Waveform in the Typical Operating
Characteristics).
Programmable Soft-Start (SS)
The devices utilize a soft-start feature to slowly ramp
up the regulated output voltage to reduce input inrush
current during startup. Connect a capacitor from SS to
GND to set the startup time (see the Setting the Soft-Start
Time section for capacitor selection details).
Internal LDO (V
)
DD
The devices include an internal 5V (typ) LDO. V
is
DD
externally compensated with a minimum 1FF, low-ESR
Maxim Integrated
│ 12
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Thermal-Shutdown Protection
where D
= f
x t ; f
ON(min)
is 500kHz/350kHz
OSC
MIN
OSC
for the MAX15066/MAX15166, respectively, and t
is typically 150ns. See the specifications in the Electrical
Characteristics table.
The devices contain an internal thermal sensor that limits
the total power dissipation in the device and protects
it in the event of an extended thermal fault condition.
When the die temperature exceeds +160NC (typ), the
thermal sensor shuts down the device, turning off the
DC-DC converter and the LDO regulator to allow the
die to cool. The regulator softly resets by pulling COMP
low, discharging soft-start, turning off the high-side and
turning on the low-side, until the low-side zero-crossing
current threshold is reached. After the die temperature
falls by 20NC (typ), the device restarts, using the soft-
start sequence.
ON(min)
Inductor Selection
A larger inductor value results in reduced inductor ripple
current, leading to a reduced output ripple voltage.
However, a larger inductor value results in either a larger
physical size or a higher series resistance (DCR) and
a lower saturation current rating. Typically, the induc-
tor value is chosen to have current ripple equal to 30%
of load current. Choose the inductor with the following
formula:
Applications Information
Setting the Output Voltage
V
V
OUT
OUT
× ∆I
L =
× 1−
f
V
SW
L
IN
Connect a resistive divider (R1 and R2, see Figure 3)
from OUT to FB to GND to set the DC-DC converter
output voltage. Choose R1 and R2 so that the DC errors
due to the FB input bias current do not affect the output-
voltage accuracy. With lower value resistors, the DC
error is reduced, but the amount of power consumed in
the resistive divider increases. A typical trade-off value
for R2 is 10kI, but values between 5kI and 50kI are
acceptable. Once R2 is chosen, calculate R1 using:
where f
is the internally fixed switching frequency of
500kHz (MAX15066) or 350kHz (MAX15166), and DI is
the estimated inductor ripple current (DI = LIR x I
where LIR is the inductor current ratio). In addition, the
peak inductor current, I must always be below both
the minimum high-side current-limit value (7.7A, typ),
and the inductor saturation current rating, I
that the following relationship is satisfied:
SW
L
,
L
LOAD
L_PK,
. Ensure
L_SAT
V
OUT
1
2
R1 = R2 ×
−1
I
= I
+
× ∆I < min(I
,I
)
L_PK
LOAD
L
HSCL L_SAT
V
FB
Input Capacitor Selection
where the feedback threshold voltage V
= 0.606V
FB
For a step-down converter, input capacitor C helps
IN
(typ). When regulating an output of 0.606V, short FB to
OUT and keep R2 connected from FB to GND.
reduce input ripple voltage, in spite of discontinuous
input AC current. Low-ESR capacitors are preferred to
minimize the voltage ripple due to ESR.
Maximum/Minimum Voltage
Conversion Ratio
The maximum voltage conversion ratio is limited by the
For low-ESR input capacitors, size C using the follow-
IN
ing formula:
maximum duty cycle (D
):
MAX
I
V
OUT
V
IN
V
D
× V
+ (1− D
) × V
MAX DROP1
LOAD
OUT
MAX
DROP2
C
=
×
< D
+
IN
MAX
f
x ∆V
V
V
SW
IN_RIPPLE
IN
IN
where V
is the sum of the parasitic voltage drops
DROP1
For high-ESR input capacitors, the additional ripple con-
in the inductor discharge path, including synchronous
rectifier, inductor, and PCB resistances. V is an
absolute value and the sum of the resistances in the
charging path, including the high-side switch, inductor,
and PCB resistances.
tribution due to ESR (DV ) is calculated as
IN_RIPPLE_ESR
DROP2
follows:
δV
= R
(I
+ δI /2)
IN_RIPPLE
ESR_IN LOAD L
where R
is the ESR of the input capacitor. The
ESR_IN
RMS input ripple current is given by:
× V − V
OUT
The minimum voltage conversion ratio is limited by the
minimum duty cycle (D
):
MIN
V
(
)
OUT
IN
I
= I
×
RIPPLE LOAD
V
IN
V
V
V
OUT
DROP2
DROP1
V
IN
> D
+ D
×
+ (1− D
) ×
MIN
MIN
MIN
V
V
IN
IN
Maxim Integrated
│ 13
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Output-Capacitor Selection
Load-transient response also depends on the selected
output capacitance. During a load transient, the output
The key selection parameters for the output capacitor
are capacitance, ESR, ESL, and voltage-rating require-
ments. These affect the overall stability, output ripple
voltage, and transient response of the DC-DC converter.
The output ripple occurs due to variations in the charge
stored in the output capacitor, the voltage drop due to
the capacitor’s ESR, and the voltage drop due to the
capacitor’s ESL. Estimate the output-voltage ripple due
to the output capacitance, ESR, and ESL as follows:
instantly changes by ESR x ∆I . Before the controller
LOAD
can respond, the output deviates further, depending on
the inductor and output capacitor values. After a short
time, the controller responds by regulating the output
voltage back to the predetermined value.
Use higher C
values for applications that require
OUT
light-load operation or transition between heavy load and
light load, triggering skip mode, causing output under-
shooting or overshooting. When applying the load, limit
V
= V
+ V
+ V
RIPPLE
RIPPLE(C)
RIPPLE(ESR) RIPPLE(ESL)
the output undershooting by sizing C
the following formula:
according to
OUT
where the output ripple due to output capacitance, ESR,
and ESL is:
∆I
LOAD
C
=
OUT
3f
× ∆V
CO
OUT
∆I
P−P
V
=
RIPPLE(C)
8× C
= ∆I
× f
OUT SW
×ESR
P−P
where ∆I
LOAD
is the total load change, f
gain bandwidth (or zero-crossing frequency), and ∆V
is the unity-
CO
V
OUT
RIPPLE(ESR)
is the desired output undershooting. When removing the
load and entering skip mode, the device cannot control
output overshooting, since it has no sink current
capability; see the Skip Mode Frequency and Output
and V
can be approximated as an inductive
RIPPLE(ESL)
divider from LX to GND:
ESL
L
ESL
L
V
= V
×
= V
×
RIPPLE (ESL)
LX
IN
Ripple section to properly size C
under this
OUT
circumstance.
where V swings from V to GND.
LX
IN
A worst-case analysis in sizing the minimum out-
put capacitance takes the total energy stored in the
inductor into account, as well as the allowable sag/soar
(undershoot/overshoot) voltage as follows:
The peak-to-peak inductor current (DI ) is:
P-P
V
V
OUT
V
− V
×
(
)
IN
OUT
IN
∆I
=
P−P
2
2
L × f
L × I
−I
SW
(
)
OUT MAX
OUT MIN
(
)
(
)
C
=
, voltage soar (overshoot)
OUT(MIN)
2
2
V
+ V
− V
INIT
(
)
When using ceramic capacitors, which generally have
low-ESR, DV dominates. When using electro-
FIN
SOAR
RIPPLE(C)
lytic capacitors, DV
dominates. Use ceramic
RIPPLE(ESR)
2
2
L × I
−I
(
)
OUT MAX
OUT MIN
(
)
(
)
capacitors for low ESR and low ESL at the switching
frequency of the converter. The ripple voltage due to ESL
is negligible when using ceramic capacitors.
C
=
, voltage sag(undershoot)
OUT(MIN)
2
2
V
− V
(
− V
)
INIT
FIN SAG
where I
and I
are the initial and final
OUT(MAX)
OUT(MIN)
As a general rule, a smaller inductor ripple current
results in less output ripple voltage. Since inductor
ripple current depends on the inductor value and
input voltage, the output ripple voltage decreases with
larger inductance and increases with higher input volt-
ages. However, the inductor ripple current also impacts
values of the load current during the worst-case load
dump, V is the initial voltage prior to the transient,
INIT
V
V
V
is the steady-state voltage after the transient,
SOAR
FIN
is the allowed voltage soar (overshoot) above
, and V
is the allowable voltage sag below V
.
FIN
SAG
FIN
FIN
The terms (V
+ V
) and (V
- V ) represent
SAG
SOAR
FIN
transient-response performance, especially at low V to
IN
the maximum/minimum transient output voltage reached
during the transient, respectively.
V
differentials. Low inductor values allow the inductor
OUT
current to slew faster, replenishing charge removed from
the output filter capacitors by a sudden load step.
Use these equations for initial output-capacitor selection.
Determine final values by testing a prototype or an evalu-
ation circuit under the worst-case conditions.
Maxim Integrated
│ 14
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
or approximately as:
I
L
1
− V
1
I
SKIP-LIMIT
t
= L ×I
×
SKIP−LIMIT
+
OFF2
V
V
OUT
IN
OUT
I
LOAD
t
ON
I
SKIP−LIMIT
t
×
−I
LOAD
OFF1
2
V
OUT-RIPPLE
t
= n x T
CK
OFF2
I
LOAD
V
OUT
Finally, frequency in skip mode is:
1
f
=
SKIP
t
+ t
+ t
OFF1 OFF2
ON
Figure 2. Skip Mode Waveform
Output ripple in skip mode is:
Skip Mode Frequency and Output Ripple
In skip mode, the switching frequency (f
) and
SKIP
V
= V
+ V
× t
OUT−RIPPLE
COUT−RIPPLE
ESR−RIPPLE
output ripple voltage (V ) shown in Figure 2 are
OUT_RIPPLE
calculated as follows:
I
(
−I
)
SKIP−LIMIT LOAD
ON
=
+
C
OUT
t
is the time needed for inductor current to reach SKIP
ON
R
× I
(
−I
current limit (0.58A, typ):
)
ESR,COUT
SKIP−LIMIT LOAD
L ×I
SKIP−LIMIT
To limit output ripple in skip mode, size C
based on
OUT
t
=
ON
V
− V
IN
OUT
the above formula accordingly. All formulas above are
valid for I < I
[1]
.
SKIP-LIMIT
LOAD
t
is the time needed for inductor current to reach the
OFF1
zero current limit (~0A):
Compensation Design Guidelines
The devices use a fixed-frequency, peak current-mode
control scheme to provide easy compensation and
fast transient response. The inductor peak current is
monitored on a cycle-by-cycle basis and compared to
the COMP voltage (output of the voltage error ampli-
fier). The regulator’s duty cycle is modulated based on
the inductor’s peak current value. This cycle-by-cycle
control of the inductor current emulates a controlled
current source. As a result, the inductor’s pole frequency
is shifted beyond the gain bandwidth of the regulator.
L ×I
SKIP−LIMIT
t
=
OFF1
V
OUT
[2]
During t
and t
OFF1
the output capacitor stores a
ON
charge equal to (see Figure 2):
1
2
∆Q
=
I
× t
(
+ t
)
OUT
SKIP−LIMIT
ON
OFF1
− I
× t
(
+ t
ON OFF1
)
LOAD
[3]
Combining [1], [2] and [3], and solving for DQ
:
OUT
System stability is provided with the addition of a simple
series capacitor-resistor from COMP to GND. This pole-
zero combination serves to tailor the desired response of
the closed-loop system.
I
SKIP−LIMIT
L ×I
×
−I
SKIP−LIMIT
LOAD
2
1
− V
1
×
+
The basic regulator loop consists of a power modulator
(comprising the regulator’s pulse-width modulator, slope
compensation ramp, control circuitry, MOSFETs, and
inductor), the capacitive output filter and load, an output
feedback divider, and a voltage-loop error amplifier with
its associated compensation circuitry (see Figure 3).
V
V
OUT
IN
OUT
2
∆Q
=
OUT
During t
(= n x t , number of clock cycles
CK
skipped), the output capacitor loses this charge or can
approximate as:
OFF2
∆Q
OUT
t
=
OFF2
I
LOAD
Maxim Integrated
│ 15
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
FEEDBACK
DIVIDER
ERROR AMPLIFIER
POWER MODULATOR
OUTPUT FILTER
AND LOAD
COMPENSATION
RAMP
V
IN
V
OUT
C
g
MC
FB
*C
V
FF
R1
COMP
Q
Q
FB
HS
I
L
V
OUT
L
DCR
I
OUT
CONTROL
LOGIC
V
COMP
PWM
COMPARATOR
LS
ESR
R
LOAD
R
C
g
R2
R
OUT
MV
C
OUT
C
C
V
V
OUT
COMP
G
MOD
I
L
AVEA(dB)/20
10
NOTE: THE G
INJECTED INTO THE OUTPUT LOAD, I , e.g., I = I
STAGE SHOWN ABOVE MODELS THE AVERAGE CURRENT OF THE INDUCTOR, I ,
L
MOD
R
OUT
=
g
MV
.
OUT OUT
L
REF
SUCH CAN BE USED TO SIMPLIFY/MODEL THE MODULATION/CONTROL/POWER STAGE
CIRCUITRY SHOWN WITHIN THE BOXED AREA.
*C IS OPTIONAL, DESIGNED TO EXTEND THE REGULATOR’S
FF
GAIN BANDWIDTH AND INCREASED PHASE MARGIN FOR SOME
LOW-DUTY CYCLE APPLICATIONS.
Figure 3. Peak Current-Mode Regulator Transfer Model
The average current through the inductor is expressed as:
The peak current-mode controller’s modulator gain is
attenuated by the equivalent divider ratio of the load
I
= G
× V
COMP
L
MOD
resistance and the current-loop gain. G
becomes:
MOD
1
where IL is the average inductor current and G
the power modulator’s transconductance. For a buck
converter:
is
MOD
G
DC = g
×
MC
(
)
MOD
R
LOAD
1+
× K × 1− D − 0.5
S
(
)
f
×L
SW
V
= R
×I
LOAD L
OUT
where R
= V
, f is the switching
OUT/IOUT(MAX) SW
frequency, L is the output inductance, D is the duty cycle
(V /V , and K is the slope compensation factor
LOAD
where R
is the equivalent load resistor value.
LOAD
Combining the above two relationships, the power mod-
OUT IN)
S
ulator’s transfer function in terms of V
with respect
OUT
calculated from the following equation:
to V
is:
COMP
S
V
× f
×L ×g
SLOPE
S
SLOPE SW
MC
K
=1+
=1+
S
V
R
×I
LOAD L
OUT
V
− V
(
)
=
= R
×G
N
IN OUT
LOAD
MOD
V
I
COMP
L
where:
G
MOD
V
SLOPE
t
S
=
= V
× f
SLOPE
SLOPE SW
SW
V
− V
OUT
(
)
IN
S
=
N
L ×g
MC
Maxim Integrated
│ 16
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
As previously mentioned, the power modulator’s dominate
pole is a function of the parallel effects of the load resis-
tance and the current-loop gain’s equivalent impedance:
where the sampling effect quality factor, Q , is:
C
1
Q
=
C
π × K × 1− D − 0.5
(
)
S
1
f
=
PMOD
−1
and the resonant frequency is:
(s) = π × f
K × 1− D − 0.5
(
)
1
S
2π × C
× ESR +
+
OUT
w
SAMPLING
SW
R
f
×L
LOAD
SW
or:
f
Knowing that the ESR is typically much smaller than the
parallel combination of the load and the current loop,
SW
2
f
=
SAMPLING
e.g.,:
Having defined the power modulator’s transfer function,
the total system transfer can be written as follows
(Figure 3):
−1
K × 1− D − 0.5
(
)
1
S
ESR <<
+
R
f
× L
LOAD
SW
Gain(s) = G (s) × G (s) × G (DC) ×
MOD
FF
EA
G
(s) × G
(s)
FILTER
SAMPLING
1
f
≈
PMOD
−1
where:
K × 1− D − 0.5
(
)
1
S
2π × C
×
+
sC R1 +1
OUT
(
FF
)
R2
R1 + R2
FF
R
f
×L
G
s =
( )
×
LOAD
SW
FF
sC R1|| R2 +1
(
)
This can be expressed as:
1
Leaving C empty, G (s) becomes:
FF
FF
K × 1− D − 0.5
(
)
S
f
≈
+
PMOD
2π × C
×R
2π × f
×L ×C
R2
OUT
LOAD
SW
OUT
G
s =
( )
FF
R1 + R2
Note: Depending on the application’s specifics, the
amplitude of the slope compensation ramp could have a
significant impact on the modulator’s dominate pole. For
low duty-cycle applications, it provides additional
damping (phase lag) at/near the crossover frequency.
See the Closing the Loop: Designing the Compensation
Circuitry section. There is no equivalent effect on the
power modulator zero:
Also:
G
sC R +1
(
)
C
C
AVEA(dB)/20
s =10
( )
×
EA
AVEA(dB)/20
10
+1
sC R
+
C
C
g
MV
AVEA(dB)/20
10
If R <<
, the equation simplifies to:
C
g
1
MV
f
= f
=
ZESR
ZMOD
2π × C
×ESR
OUT
The effect of the inner current loop at higher frequencies
is modeled as a double-pole (complex conjugate)
sC R +1
(
)
AVEA(dB)/20
C C
G
s = 10
( )
×
EA
AVEA(dB)/20
10
sC
+1
frequency term, G (s), as shown:
SAMPLING
C
g
MV
1
G
s =
( )
SAMPLING
2
s
s
sC
ESR +1
(
)
OUT
+
+1
G
s = R
( )
×
FILTER
LOAD
2
−1
π × f
× Q
SW
C
π × f
0.5
K
×
S
2π × f ×L
SW
1
−
D
−
(
)
(
)
1
SW
sC
+
+1
OUT
2π ×R
LOAD
Maxim Integrated
│
17
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
1ST ASYMPTOTE
R2 x (R1 + R2) x 10
AVEA(dB)/20
-1
-1 -1
) }
SW
x g x R
x {1 + R
x [K x (1 – D) – 0.5] x (L x f
S
MC
LOAD
LOAD
2ND ASYMPTOTE
-1
-1
R2 x (R1 + R2) x g x (2GC ) x g x R
-1 -1
}
x {1 + R
x [K x (1 – D) – 0.5] x (L x f )
S SW
C
MV
MC
LOAD
LOAD
GAIN
3RD ASYMPTOTE
-1
-1
-1 -1
) }
SW
R2 x (R1 + R2) x g x (2GC ) x g x R
x {1 + R
x [K x (1 – D) – 0.5] x (L x f
S
C
MV
MC
LOAD
LOAD
-1
-1 -1 -1
x (2GC
x {R
LOAD
+ [K (1 – D) – 0.5] x (L x f
)
SW
}
)
OUT
S
4TH ASYMPTOTE
-1
-1 -1
) }
SW
R2 x (R1 + R2) x g x R x g x R
x {1 + R
x [K x (1 – D) – 0.5] x (L x f
MV
-1
C
MC
LOAD
LOAD
-1 -1 -1
) } )
SW
S
x (2GC
x {R
+ [K (1 – D) – 0.5] x (L x f
OUT
LOAD
S
3RD POLE
2ND ZERO
-1
0.5 x f
(2GC ESR)
SW
OUT
UNITY
1ST ZERO
FREQUENCY
1ST POLE
(2GC R )-1
C
C
AVEA(dB)/20
[2GC (10
f
CO
C
x g -1)]-1
MV
2ND POLE
5TH ASYMPTOTE
-1
f
*
PMOD
-1 -1
) }
SW
R2 x (R1 + R2) x g x R x g x R
x {1 + R
x [K x (1 – D) – 0.5] x (L x f
MV
-1
C
MC
LOAD
LOAD
-1 -1 -1
S
-2
) } ) x (0.5 x f )2 x (2Gf)
SW
x [(2GC
x {R
LOAD
+ [K (1 – D) – 0.5] x (L x f
S
OUT
SW
NOTE:
AVEA(dB)/20
-1
R
= 10
x g
MV
OUT
-1
f
= [2GC
x (ESR + {R
-1 + [K (1 – D) – 0.5] x (L x f
S
)
SW
}
-1)]-1
PMOD
OUT
LOAD
WHICH FOR
ESR << {R
6TH ASYMPTOTE
-1
-1 -1
-1 + [K (1 – D) – 0.5] x (L x f
) }
LOAD
S
SW
-1 -1
) }
SW
R2 x (R1 + R2) x g x R x g x R
x {1 + R
x [K x (1 – D) – 0.5] x (L x f
SW
MV
C
MC
LOAD
LOAD
-1 -1
S
-1
2
-2
x (0.5·f ) x (2Gf)
x ESR x {R
+ [K (1 – D) – 0.5] x (L x f
S
)
}
LOAD
SW
BECOMES
-1 -1 -1
f
f
= [2GC
= (2GC
x {R
LOAD
x R )
-1 + [K (1 – D) – 0.5] x (L x f
S
) } ]
SW
PMOD
PMOD
OUT
OUT
-1 + [K (1 – D) – 0.5] x (2GC
OUT
x L x f )
-1
LOAD
S
SW
Figure 4. Asymptotic Loop Response of Peak Current-Mode Regulator
The dominant poles and zeros of the transfer loop gain
are shown below:
Figure 4 shows a graphical representation of the
asymptotic system closed-loop response, including
dominant pole and zero locations.
g
MV
AVEA dB /20
f
<<
P1
The loop response’s fourth asymptote (in bold, Figure 4)
is the one of interest in establishing the desired cross-
over frequency (and determining the compensation
component values). A lower crossover frequency pro-
vides for stable closed-loop operation at the expense of
a slower load and line transient response. Increasing the
crossover frequency improves the transient response at
the (potential) cost of system instability. A standard rule
of thumb sets the crossover frequency P 1/5 to 1/10 of
the switching frequency.
(
)
2π × C × 10
C
1
f
=
P2
−1
K × 1−D − 0.5
(
)
1
S
2π × C
+
OUT
R
f
×L
LOAD
SW
f
SW
2
f
=
P3
1
1
f
=
f
=
Z2
Z1
2π × C R
2π ×C
ESR
OUT
C C
First, select the passive power components that meet
the application’s requirements. Then, choose the small-
signal compensation components to achieve the desired
closed-loop frequency response and phase margin
as outlined in the Closing the Loop: Designing the
Compensation Circuitry section.
The order of pole-zero occurrences is:
< f ≤ f < f < f < f
Z2
f
P1 P2
Z1 CO
P3
Note: Under heavy load, f can approach f
.
Z1
P2
Maxim Integrated
│ 18
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Closing the Loop: Designing the
Compensation Circuitry
Optional: For low duty-cycle applications, the addition
of a phase-leading capacitor (C
in Figure 3) helps
FF
1) Select the desired crossover frequency. Choose f
CO
mitigate the phase lag of the damped half-frequency
double pole. Adding a second zero near to but below
the desired crossover frequency increases both the
closed-loop phase margin and the regulator’s unity-gain
bandwidth (crossover frequency). Select the capacitor
as follows:
between 1/5 to 1/10 of f
.
SW
2) Select R by setting the system transfer’s fourth
C
asymptote gain equal to unity (assuming f
> f ,
Z1
CO
f
, and f ). R becomes:
P2
P1 C
R
K
1−D − 0.5
(
)
LOAD
S
1
1+
C
=
FF
L × f
SW
R1 + R2
R2
2π × f
× R1|| R2
(
)
CO
R
=
×
× 2πf
C
×
C
CO OUT
g
×g
×R
MV
MC
LOAD
This guarantees the additional phase-leading zero
occurs at a frequency lower than f
from:
CO
1
1
ESR +
f
=
PHASE_LEAD
K
1− D − 0.5
(
)
2π × C ×R1
1
S
FF
+
R
L × f
LOAD
SW
Using C , the zero-pole order is adjusted as follows:
FF
1
1
f
< f ≤ f
<
Z1
<
and where the ESR is much smaller than the parallel
combination of the equivalent load resistance and the
current-loop impedance, e.g.,:
P1 P2
2πC R1 2πC (R1|| R2)
FF
FF
≈ f
< f < f
Z2
CO
P3
1
Confirm the desired operation of C
empirically. The
FF
ESR <<
phase lead of C diminishes as the output voltage is a
K 1−D − 0.5
(
)
FF
1
S
+
smaller multiple of the reference voltage, e.g., below
R
L × f
LOAD
SW
about 1V. Do not use C when V
= V
.
FF
OUT
FB
R becomes:
C
Setting the Soft-Start Time
2πf
g
× C
×g
R1 + R2
R2
CO
MV
OUT
MC
The soft-start feature ramps up the output voltage slowly,
reducing input inrush current during startup. Size the C
R
=
×
C
SS
capacitor to achieve the desired soft-start time (t ) using:
SS
3) Select C . C is determined by selecting the desired
C
C
first system zero, f , based on the desired phase
Z1
I
× t
V
SS
SS
FB
C
=
margin. Typically, setting f
below 1/5 of f
SS
Z1
CO
provides sufficient phase margin.
I
, the soft-start current, is 5FA (typ) and V , the output
FB
SS
f
1
CO
5
f
=
≤
feedback voltage threshold, is 0.606V (typ). When using
large C capacitance values, the high-side current
Z1
2π × C R
C C
OUT
limit can trigger during soft-start period. To ensure the
correct soft-start time t , choose C large enough to
therefore:
SS
SS
satisfy:
5
C
≥
C
2π × f
×R
CO
C
V
×I
OUT SS
− I
C
>> C
×
OUT
SS
(I
) × V
OUT FB
HSCL
I
is the typical high-side switch current-limit value.
HSCL
Maxim Integrated
│ 19
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Layout Procedure
3) Keep the high-current paths as short and wide as
possible. Keep the path of switching current short
and minimize the loop area formed by LX, the output
capacitors, and the input capacitors.
Careful PCB layout is critical to achieve clean and stable
operation. It is highly recommended to duplicate the
MAX15066/MAX15166 evaluation kit layout for optimum
performance. If deviation is necessary, follow these
guidelines for good PCB layout:
4) Connect IN, LX, and GND separately to large
copper areas to help cool the device to further improve
efficiency and long-term reliability.
1) Connect input and output capacitors to the power
ground plane; connect all other capacitors to the
signal ground plane. Connect the signal ground plane
to the power ground plane at a single point adjacent
to the ground bump of the IC.
5) For better thermal performance, maximize the copper
trace widths for consecutive bumps (LX, IN, GND)
using solder mask (SMD) lands.
6) Ensure all feedback connections are short and direct.
Place the feedback resistors and compensation
components as close as possible to the device.
2) Place capacitors on V , IN, and SS as close as
DD
possible to the device and the corresponding pin
using direct traces. Keep the power ground plane
and signal ground plane separate. Connect all GND
bumps at only one common point near the input
bypass capacitor return terminal.
7) Route high-speed switching nodes (such as LX and
BST) away from sensitive analog areas (such as SS,
FB, and COMP).
Ordering Information
PART
MAX15066EWE+
MAX15166EWE+
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
PIN-PACKAGE
16 WLP
FREQUENCY
500kHz
16 WLP
350kHz
+Denotes a lead(Pb)-free/RoHS-compliant package.
Chip Information
PROCESS: BiCMOS
Package Information
For the latest package outline information and land patterns, go
to www.maximintegrated.com/packages. Note that a “+”, “#”,
or “-” in the package code indicates RoHS status only. Package
drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
16 WLP
W162B2+1
21-0200
—
Maxim Integrated
│ 20
www.maximintegrated.com
MAX15066/MAX15166
High-Efficiency, 4A, Step-Down DC-DC
Regulators with Internal Power Switches
Revision History
REVISION REVISION
PAGES
DESCRIPTION
CHANGED
NUMBER
DATE
0
4/10
Initial release
—
Revised the General Description, Absolute Maximum Ratings, Typical Operating
Characteristics, and the PWM Comparator, Output-Capacitor Selection,
Compensation Design Guidelines, and the Closing the Loop: Designing the
Compensation Circuitry sections. Updated Figures 3 and 4.
1, 2, 4, 10, 13,
15–18
1
2
4/10
5/10
Revised the Electrical Characteristics, PWM Comparator, Output Capacitor
Selection, Skip Mode Frequency and Output Ripple, Compensation Design
Guidelines, Closing the Loop: Designing the Compensation Circuitry, and the Layout
Procedure sections and Figures 3 and 4.
3, 11, 13–19
3
4
5
9/10
5/13
1/15
Revised the Electrical Characteristics and PWM Comparator sections.
Added MAX15166
3, 11
1–20
1
Updated Benefits and Features section
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
©
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.
2015 Maxim Integrated Products, Inc.
│ 21
相关型号：
MAX1517AETJ+
Switching Regulator, Current-mode, 3.5A, 1380kHz Switching Freq-Max, BICMOS, 5 X 5 MM, 0.80 MM HEIGHT, LEAD FREE, MO220WHHD-2, TQFN-32
MAXIM
MAX1517ETJ-T
Switching Regulator/Controller, Current-mode, 0.15A, 1380kHz Switching Freq-Max, BICMOS, PQCC32
MAXIM
©2020 ICPDF网 联系我们和版权申明