MAX15303AA00CM [MAXIM]
6A Digital PoL DC-DC Converter with InTune Automatic Compensation;
| 型号： | MAX15303AA00CM |
| 厂家： | 
MAXIM INTEGRATED PRODUCTS |
| 描述： | 6A Digital PoL DC-DC Converter with InTune Automatic Compensation |
| 文件： | 总32页 (文件大小：1625K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
EVALUATION KIT AVAILABLE
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
General Description
Benefits and Features
● InTune Automatic Compensation Simplifies and
The MAX15303 is a full-featured, flexible, efficient, 6A
digital point-of-load (PoL) controller with integrat-
ed switching MOSFETs. It contains advanced power-
management and telemetry features. Unlike PID-based
digital power regulators, the device uses Maxim’s
patented InTune™ automatically compensated, state-
space control algorithm. The InTune control law is valid for
both the small- and large-signal response and accounts
for duty-cycle saturation effects. These capabilities
result in fast loop transient response and reduce the
number of output capacitors compared to competing digital
controllers.
Speeds Design
• Ensures Stability While Optimizing Transient
Performance
• State-Space Compensation Results in Fast
Transient Response with Reduced Output
Capacitance
● Out-of-the-Box Operation Enables Fast Prototyping
• Supports Pin-Strappable Configuration: Output
Voltage, SMBus Address, Switching Frequency,
Current Limit
● Easy to Use PMBus Interface for Configuration,
Control, and Monitoring
To help maximize system efficiency and reduce over-
all parts count, the device uses Maxim’s BabyBuck
regulator. The BabyBuck eliminates the need for an
external bias supply. The BabyBuck can be configured in
two different modes to maximize system flexibility.
• Flexible Sequencing and Fault Management
• Supports Voltage Positioning
• Configurable Soft-Start and Soft-Stop Time
• 300kHz to 1000kHz Fixed-Frequency Operation
The device is designed to minimize the end customer’s
design time. Automatic compensation eliminates the
need for external compensation circuitry and allows
changes to the output inductor and capacitor, without the
need to manually redesign the compensation circuitry.
An on-board PMBus™-compliant serial bus interface
enables communication with a supervisory controller for
monitoring and fault management. A full suite of power-
management features eliminates the need for compli-
cated and expensive sequencing and monitoring ICs.
Basic DC-DC conversion operation can be set up through
pin strapping and does not require user-configuration
firmware. This allows for rapid development of the power-
supply subsystem before board-level systems engineer-
ing is completed. Maxim provides support hardware and
software for configuring the device.
● Integration Yields Small Solution Size
• Integrated High- and Low-Side MOSFETs
• Efficient On-Chip BabyBuck Regulator for Self-
Bias Output
• Startup into a Prebiased Output
● Performance Optimized for Communication and
Computing Systems
• Differential Remote Voltage Sensing Enables
±1.25% V
Accuracy over Temperature
OUT
(-40°C to +85°C)
• 4.5V to 14V Wide Input Range
• Output Voltage Range from 0.5V to 5.25V
• External Synchronization
Applications
● Servers
● Storage Systems
● Routers/Switches
● Base-Station Equipment
● Power Modules
The MAX15303 is available in a 40-pin, 6mm x 6mm TQFN
package with an exposed pad and operates over the -40°C
to +85°C temperature range.
Ordering Information and Typical Operating Circuit appear
at end of data sheet.
InTune is a trademark of Maxim Integrated Products, Inc.
PMBus is a trademark of SMIF, Inc.
This product is subject to a license from Power-One, Inc.,
related to digital power technology patents owned by Power-
One, Inc. This license does not extend to merchant market
stand-alone power-supply products.
Maxim patents apply: 7498781, 7880454, 7696736, 7746048,
7466254, 798613, 7498781, 8,120,401, 8,014,879.
19-7119; Rev 2; 9/15
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Absolute Maximum Ratings
PWR to PGND.......................................................-0.3V to +18V
PVIN to PGND.......................................................-0.3V to +18V
1P8 to DGND .......................................................-0.3V to +2.2V
CIO, SET, PG, ADDR0, ADDR1, SYNC, TEMPX,
LX to PGND........................................... -0.3V to (V
+ 0.3V)
SALRT to DGND…..............................................-0.3V to +4V
EN, SCL, SDA to DGND .........................................-0.3V to +4V
PGND to SGND....................................................-0.3V to +0.3V
DGND to SGND ...................................................-0.3V to +0.3V
Electrostatic Discharge (ESD) Rating
PVIN
LXSNS to SGND......................................................-2V to +14V
INSNS to SGND....................................................-0.3V to +14V
OUTP, OUTN, DCRP, DCRN to SGND................-0.3V to +5.5V
3P3 to SGND................................. -0.3V to the minimum of +4V
or (V
+ 0.3V)
Human Body Model (HBM) .........................................±2500V
Junction Temperature......................................................+125°C
Operating Temperature Range........................... -40°C to +85°C
GDRV
GDRV to SGND............................. -0.3V to the minimum of +6V
or (V
+ 0.3V)
+ 0.3V)
+ 0.3V)
PWR
PWR
LBI to PGND...........................................-0.3V to (V
Continuous Power Dissipation (T = +70°C)
A
LBO to PGND....................... (V
- 0.3V) to (V
TQFN (derate 37mW/°C above +70°C).....................2963mW
Storage Temperature Range............................ -65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Soldering Temperature (reflow).......................................+260°C
GDRV
GDRV
BST to LX................................................................ -0.3V to +6V
BST to PGND........................................................-0.3V to +24V
BST to GDRV........................................................-0.3V to +24V
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
(Note 1)
Package Thermal Characteristics
TQFN
Junction-to-Ambient Thermal Resistance (θ ) ..........27°C/W
Junction-to-Case Thermal Resistance (θ )..................1.7°C/W
JC
JA
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
Electrical Characteristics
(All settings = factory default, V
= V
V
= 12V, V
= V
= V
= 0V, V
= 1.2V, f
= 600kHz.
PWR
PVIN = INSNS
SGND
DGND
PGND
OUT
SW
Specifications are for T = T = -40°C to +85°C, typical values are at T = T = +25°C. See the Typical Operating Circuit, unless
A
J
A
J
otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
V
INPUT SUPPLY
Input Voltage Range
V
4.5
14
PWR
BabyBuck bias supply, driver not
switching
10
24
Input Supply Current
I
mA
PWR
Linear mode bias supply, driver not
switching
50
Input Overvoltage-Lockout
Threshold
V
V
Input rising
14.3
3.8
15.2
16.0
4.4
V
V
OVLO(PWR)
Rising edge
Hysteresis
4.1
Input Undervoltage-Lockout
Threshold
UVLO(PWR)
0.24
BIAS REGULATORS
3P3 Output Voltage
1P8 Output Voltage
V
V
I
I
= 0mA
= 0mA
3.3
V
V
3P3
LOAD(3P3)
1.80
1P8
LOAD(1P8)
STARTUP/SHUTDOWN TIMING
From V > V
enable (Figure 2)
, until ready to
IN
UVLO(PWR)
Firmware Initialization
t
25
ms
1
Maxim Integrated
│ 2
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Electrical Characteristics (continued)
(All settings = factory default, V
= V
V
= 12V, V
= V
= V
= 0V, V
= 1.2V, f
= 600kHz.
PWR
PVIN = INSNS
SGND
DGND
PGND
OUT
SW
Specifications are for T = T = -40°C to +85°C, typical values are at T = T = +25°C. See the Typical Operating Circuit, unless
A
J
A
J
otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Minimum Programmable
t
(Figure 2, Note 10)
1
ms
2
t
ON_DELAY
Minimum Programmable
Turn-On Rise Time
t
(Figure 2, Note 10)
From V = V
1
ms
ms
3
command to assertion
OUT
OUT
Adaptive Tuning Time
t
12
4
of power good (PG) (Figure 2)
OUTPUT VOLTAGE
Programmable Output Voltage
Range
Measured from OUTP to OUTN
(Notes 4 and 10)
V
0.5
5.25
V
OUT
LX Bias Current
I
Not switching, current out of device pin
(Note 10)
200
µA
%
LX
Allowable Duty-Cycle Range
5
95
V
V
> 0.8V, -40°C ≤ T ≤ +85°C
-1.26
-1.95
+1.26
+1.95
Regulation Set-Point
Accuracy (Note 3)
OUT
A
%
≤ 0.8V, -40°C ≤ T ≤ +85°C
OUT
A
I
Current flowing into OUTP
Current flowing out of OUTN
Current flowing into DCR,
50
35
120
4
µA
µA
nA
µA
OUTP
OUTN
DCRP
V
Sense Bias Current
OUT
I
I
I
DCR Sense Bias Current
V
- V
= 150mV
DCRP
DCRN
DCRN
PWM CLOCK (Note 3)
Switching-Frequency Range
Switching-Frequency Set-
Point Accuracy
f
Note 10
300
-5
1000
+5
kHz
%
SW
External Clock to SYNC
Frequency Range
f
300
1000
kHz
%
SYNC
Minimum Allowable SYNC
Duty Cycle
40
60
Maximum Allowable SYNC
Duty Cycle
%
PROTECTION (Note 3)
Overcurrent Fault-Threshold
Accuracy
T
= +25°C, exclusive of sensor error
±3
115
85
%
%
A
Output Overvoltage-Fault
Threshold
Output rising
Output falling
V
V
OUT
%
Output Undervoltage-Fault
Threshold
OUT
Thermal-Shutdown Threshold
Accuracy
±20
20
°C
Thermal-Shutdown Hysteresis
Power-Good Threshold
°C
V
V
rising
falling
90
85
%
OUT
V
OUT
OUT
Maxim Integrated
│ 3
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Electrical Characteristics (continued)
(All settings = factory default, V
= V
V
= 12V, V
= V
= V
= 0V, V
= 1.2V, f
= 600kHz.
PWR
PVIN = INSNS
SGND
DGND
PGND
OUT
SW
Specifications are for T = T = -40°C to +85°C, typical values are at T = T = +25°C. See the Typical Operating Circuit, unless
A
J
A
J
otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
ms
STARTUP/SHUTDOWN TIMING
From V > V
, until ready to
IN
UVLO(PWR)
Firmware Initialization
t
t
25
1
1
2
enable (Figure 2)
Minimum delay (Figure 2)
Maximum delay (Figure 2)
Delay timing step size
Programmable TON_DELAY,
TOFF_DELAY Range
ms
145
0.6
TON_DELAY, TOFF DELAY
Resolution
ms
ms
ms
TON_DELAY, TOFF DELAY
Command Accuracy (Note 10)
TON_DELAY, TOFF DELAY
Timing Accuracy
Command value sent vs. read back
±0.3
Command read-back value vs. actual
delay time
±0.8
Minimum (Figure 2)
Maximum (Figure 2)
1
Programmable TON_RISE,
TOFF_FALL Range
t
ms
3
255 x
t
RR
TON_RISE, TOFF_FALL
Resolution
Ramp timing step size (varies with VOUT_
COMMAND)
0.4 -
1.0
t
ms
ms
µs
RR
TON_RISE, TOFF_FALL
Command Accuracy (Note 10)
TON_RISE, TOFF_FALL
Timing Accuracy
Command value sent vs. read back
±0.5
Command read back value vs. actual ramp
duration
±10
12
From end of soft-start ramp to PG assertion
(varies with FREQUENCY_SWITCH
(Figure 2)
Adaptive Tuning Time
t
ms
°C
4
External
Internal
±5
±5
Temperature-Measurement
Accuracy
DIGITAL I/O
Power-Good Logic-High
Leakage Current
Open-drain output mode, open-drain
10
µA
V
connected to 5.5V, V
= 3.3V
3P3
V
3P3
0.4
-
Output Logic-High
CMOS mode, I
= 4mA
V
3P3
SOURCE
Output Logic-Low
Input Bias Current
Rise/Fall Slew Rate
I
= 4mA
0.4
+1
V
SINK
-1
µA
ns
C
= 15pF
2
LOAD
EN, SYNC Input-Logic Low
Voltage
Input voltage falling
Input voltage rising
0.8
V
V
EN, SYNC Input-Logic High
Voltage
2
Maxim Integrated
│ 4
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Electrical Characteristics (continued)
(All settings = factory default, V
= V
V
= 12V, V
= V
= V
= 0V, V
= 1.2V, f
= 600kHz.
PWR
PVIN = INSNS
SGND
DGND
PGND
OUT
SW
Specifications are for T = T = -40°C to +85°C, typical values are at T = T = +25°C. See the Typical Operating Circuit, unless
A
J
A
J
otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
EN, SYNC Input Leakage
Current
-10
+10
µA
SMBus (Note 3)
SDA, SCL Input Logic-Low
Voltage
Input voltage falling
0.8
V
V
SDA, SCL Input Logic-High
Voltage
Input voltage rising
, V = 0V, and V
2
SDA, SCL, SALRT Logic-High
Leakage Current
V
tested at
SALRT
SCL SDA
10
µA
0V and 3.3V
SDA, SCL, SALRT Logic-Low
Output Voltage
I
= 4mA
0.4
V
SINK
PMBus Operating Frequency
f
400
kHz
µs
SMB
Bus Free Time
t
1.3
0.6
0.6
0.6
BUF
(STOP - START)
START Condition Hold Time
from SCL
t
µs
µs
µs
HD:STA
START Condition Setup Time
from SCL
t
SU:STA
STOP Condition Setup Time
from SCL
t
SU:STO
SDA Hold Time from SCL
SDA Setup Time from SCL
SCL Low Period
t
300
100
1.3
0.6
ns
ns
µs
µs
HD:DAT
t
SU:DAT
t
LOW
SCL High Period
t
HIGH
THERMAL PROTECTION
Gate-Driver Thermal-
Shutdown Threshold
T
Hysteresis = +20°C
150
°C
SHDN
INTEGRATED SWITCHING MOSFETs
High-Side nMOS On-
Resistance
RON
40
20
60
30
mΩ
mΩ
A
H
Low-Side nMOS On-
Resistance
RON
L
Maximum Allowable High-
Side nMOS Average Current
V
V
= 1.8V
= 1.8V
4.3
OUT
Maximum Allowable Low-Side
nMOS Average Current
6.0
A
V
V
OUT
GDRV falling
GDRV rising
3.6
3.7
3.85
3.94
4.1
4.2
V
Undervoltage Lockout
Output
GDRV
GDRV
I
= 1mA to 100mA,
= 6V to 14V
LOAD
V
V
4.5
5.0
5.5
GDRV
V
IN
Maxim Integrated
│ 5
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Electrical Characteristics (continued)
(All settings = factory default, V
= V
V
= 12V, V
= V
= V
= 0V, V
= 1.2V, f
= 600kHz.
PWR
PVIN = INSNS
SGND
DGND
PGND
OUT
SW
Specifications are for T = T = -40°C to +85°C, typical values are at T = T = +25°C. See the Typical Operating Circuit, unless
A
J
A
J
otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
BabyBuck REGULATOR
BabyBuck Oscillator
Frequency
1
2
3.4
MHz
nMOS On-Resistance
nMOS On-Resistance
Current-Sense Resistance
Current Limit
4.5
2.0
1.1
491
256
20
9.5
4.0
1.6
900
Ω
Ω
R
LBI to GDRV resistor
I = 100mA, V = 4.9V
LOAD
0.65
Ω
CSP
I
mA
mV
mA
mA
LIM
Dropout Voltage
V
DO
IN
Foldback Current Limit
Full Current Limit
I
V
V
= 0V
= 4V
LIMFB
GDRV
GDRV
I
182
LIMF
BOOTSTRAP CIRCUIT
BST Charging Switch
V
= 5V, LX = 0V (pulldown state),
= 0V, LX = 0V (pulldown state),
GDRV
1.61
250
Ω
R
I
= 100mA
DS(ON)
BST
V
GDRV
BST to LX Supply Current
µA
V
= 5V
BST
Note 2: Limits are 100% production tested at T = +25°C. Maximum and minimum limits over temperature are guaranteed through
A
correlation using statistical quality control (SQC) methods. Typical values are expressed as factory-default values also for
configurable specifications within a range.
Note 3: Design guaranteed by bench characterization. Limits are not production tested.
Note 4: The settable output voltage range is 0.6V to 5.0V. This range expands to 0.5V to 5.25V when the voltage-margining
function is enabled.
Note 5: Can go to 0% or 100% during a transient.
Note 6: Once the device locks onto an external synchronizing clock, the tolerance on the capture range is ±10%.
Note 7: See the Voltage Tracking section.
Note 8: Excluding tracking mode.
Note 9: Voltage-regulation accuracy is power-stage dependent; adherence to all data sheet design recommendations is required to
achieve specified accuracy.
Note 10: Customer-programmable parameters.
Maxim Integrated
│ 6
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Typical Operating Characteristics
(T = +25°C, V = 12V, V
= 1.2V, f
= 600kHz, unless otherwise noted. See the Typical Operating Circuit and Application 1 in
A
IN
OUT
SW
Table 8).
EFFICIENCY vs LOAD
EFFICIENCY vs LOAD
EFFICIENCY vs LOAD
toc01
toc02
toc03
100
95
90
85
80
75
70
65
60
55
100
95
90
85
80
75
70
65
60
55
50
100
95
90
85
80
75
70
65
60
55
50
VOUT 3.3V
VOUT 2.5V
VIN 6.5V
VIN 8V
FSW 600KHZ
FSW 300KHZ
VIN 12V
FSW 1MHZ
VIN 14V
VOUT 1.8V
VOUT 1.2V
VIN 12V;
FSW 600KHZ
VOUT 1.8V; FSW 600K
VIN 12V ; VOUT 1.8V
50
1
2
3
4
5
6
1
2
3
4
5
6
1
2
3
4
5
6
LOAD (A)
LOAD (A)
LOAD (A)
LX SWITCHING WAVEFORM
EFFICIENCY vs LOAD
toc05
toc4
100
95
90
85
80
75
70
65
60
55
50
BABY BUCK MODE
20mV/div
AC-
COUPLED)
VOUT
LDO
LX
5V/div
VIN 12V; VOUT 1.8V;
FSW 600K
1
2
3
4
5
6
100nF
LOAD (A)
LOAD TRANSIENT
toc06
BABYBUCK STARTUP
toc07
100mV/div (AC-
COUPLED)
VIN
5V/div
2V/div
VOUT
3P3
1P8
2A/div
ILOAD
2V/div
5V/div
GDRV
100us/div
2ms/div
Maxim Integrated
│ 7
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Typical Operating Characteristics (continued)
(T = +25°C, V = 12V, V
= 1.2V, f
= 600kHz, unless otherwise noted. See the Typical Operating Circuit and Application 1 in
A
IN
OUT
SW
Table 8).
LBI WAVEFORM
SHUTDOWN
STARTUP WITH EN
toc08
toc10
toc09
VIN
10V/div
10V/div
VIN
500mV/div VOUT
VOUT
500mV/div
LBI
5V/div
5V/div
EN
EN
PG
5V/div
5V/div
5V/div
PG
4ms
1us/div
4ms
INTERNAL TEMPERATURE READ vs
ACTUAL INTERNAL TEMPERATURE
EXTERNAL TEMPERATURE READ vs
ACTUAL EXTENRAL TEMPERATURE
toc11
toc12
80
60
40
20
0
80
60
40
20
0
-20
-20
-20
0
20
40
60
80
-20
0
20
40
60
80
ACTUAL EXTERNAL TEMPERATURE (°C)
ACTUAL INTERNAL TEMPERATURE (°C)
IOUT READ vs IOUT
SAFE OPERATING AREA
toc13
toc14
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
0
1
2
3
4
5
6
25
35
45
55
65
75
85
IOUT (A)
AMBIENT TEMPERATURE (°C)
Maxim Integrated
│ 8
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Pin Configuration
TOP VIEW
30 29 28 27 26 25 24 23 22 21
20
31
32
33
LX
GDRV
LBO
LBI
19 LX
18 SGND
17
16
SGND
PWR 34
35
36
37
38
39
40
LXSNS
3P3
OUTN
OUTP
I.C.
MAX15303
15 INSNS
14
EN
13 SDA
12
*EP
9
SCL
11 SALRT
I.C.
+
DCRP
1
2
3
4
5
6
7
8
10
TQFN
(6mm x 6mm)
Pin Description
PIN
NAME
FUNCTION
Output Current Differential-Sense Negative Input. Connect to the inductor or current-sense element
negative side.
1
DCRN
Open-Drain Power-Good Indicator. PG asserts high when soft-start is complete, the voltage has
reached regulation, and after a successful InTune calibration is completed.
2
3
PG
External Switching-Frequency Synchronization Input. Connect a resistor between SYNC and
SGND to set the switching frequency of the DC-DC converter (see Table 3). The device can also
synchronize with an external clock applied at SYNC.
SYNC
4
5
ADDR0
ADDR1
SMBus Address-Select Input 0. Used with ADDR1 to assign a unique SMBus address to the device.
SMBus Address-Select Input 1. Used with ADDR0 to assign a unique SMBus address to the device
and set the current limit for the device.
Output-Voltage Set Input. Connect a resistor between SET and SGND to set the output voltage.
Shorting this pin to ground selects tracking mode (see Table 1).
6
7
SET
DGND
Digital Ground. Connect to the exposed pad (EP).
Internal 1.8V Regulator Output. 1P8 is the supply rail for the internal digital circuitry. Bypass 1P8 pin
to DGND with a 10µF ceramic capacitor. This pin cannot be used to power any circuitry external to
the device.
8
1P8
Connection for the External Temperature Sensor. Connect an npn transistor junction from TEMPX
to SGND to measure the temperature at any point on the PCB. Place a 100pF ceramic capacitor in
parallel with the temperature-sense junction.
9
TEMPX
CIO
Configurable Input/Output Pin. This is a voltage-tracking input when SET is connected to SGND to
select tracking mode. CIO must be grounded when not in tracking mode.
10
Maxim Integrated
│ 9
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Pin Description (continued)
PIN
NAME
FUNCTION
SMBus Alert. Interrupt to the SMBus master. Open-drain output that pulls low when SMBus
interaction is required.
11
SALRT
12
13
SCL
SDA
SMBus Clock Input
SMBus Data Input/Output
Enable Input. Do not leave unconnected. By default, driving EN high enables output regulation, and
driving EN low disables output regulation.
14
15
EN
Power-Train Input Rail Sense. Monitors the input supply of the DC-DC converter. Connect a series
2kΩ resistor between input rail and INSNS pin.
INSNS
Switching-Node Sense Input. Connect a series 2kΩ resistor between the switching node and the
LXSNS pin.
16
LXSNS
SGND
LX
17, 18
Analog Ground. Connect to the exposed pad (EP).
19, 20, 23,
26, 29
Switching Node. Connect directly to the high side of the output inductor. Connect a Schottky diode
between LX and PGND.
21, 22, 27,
28
PGND
PVIN
Power Ground. Connect to SGND and DGND using short wide PCB traces.
Power-Supply Input for the Power Stage. Connect to a 4.5V to 14V supply. Must be connected to the
same voltage as PWR.
24, 25
30
Bootstrap Capacitor Connection. Connect a 0.22μF ceramic capacitor between BST and the switching
node.
BST
31
32
33
GDRV
LBO
LBI
Gate-Driver Supply. Bypass GDRV to PGND with a 2.2µF ceramic capacitor.
BabyBuck Switching-Node 2. See the BabyBuck Gate-Driver Regulator section for configurations.
BabyBuck Switching-Node 1. See the BabyBuck Gate-Driver Regulator section for configurations.
Power Supply Input for the Bias Circuitry. Connect to a 4.5V to 14V supply. Must be connected to the
same voltage as PVIN.
34
PWR
Internal 3.3V Regulator Output. 3P3 is the supply rail for the internal analog circuitry. Bypass 3P3 to
SGND with a 4.7µF ceramic capacitor. This pin cannot be used to power any circuitry external to the
device.
35
3P3
36
37
OUTN
OUTP
I.C.
Output-Voltage Differential-Sense Negative Input. Connect to ground at the load.
Output-Voltage Differential-Sense Positive Input. Connect to the output voltage at the load.
Internally Connected. Connect these pins to the exposed pad (EP).
38, 39
Output-Current Differential-Sense Positive Input. Connect to the inductor or current-sense element
positive side.
40
DCRP
Exposed Pad and Analog Ground. The EP serves two purposes: it is both the analog ground of
the device and a conduit for heat transfer. Connect to large ground plane to maximize thermal
performance. See the PCB Layout Guidelines section.
EP
(SGND)
—
Maxim Integrated
│ 10
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Functional Diagram
LXSNS
INSNS
1P8
1.8V
REG
OSC/
THERMAL
SYNC
PROTECTION
3P3
PWR
ADDR0
ADDR1
SET
LX
DETECT
LBI
BABY BUCK
LBO
MUX
CIO
AUX
ADC
GDRV
MAX15303
IO
SYNC
PG
BST
PVIN
LX
TEMPX
DPWM
DRIVER AND
FETs
EN
NLSS COMPENSATOR
MCU
PGND
RAM
DCRP
DCRN
FAULT
PROCESSOR
FLASH
ILIM
SCL
SDA
OUTP
OUTN
PMBus
FB
ADC
SALRT
SOFT-START
DGND
EP
SGND
The device’s BabyBuck is an integrated power converter
used to self-bias the digital, analog, and driver blocks
Detailed Description
The MAX15303 is an innovative, PMBus-compliant,
mixed-signal power-management IC with a built-in
high-performance digital PWM controller for POL appli-
cations. The device is based on Maxim’s InTune auto-
matically compensated digital PWM control loop. The
device has optimal partitioning of the digital power
management and the digital power-conversion domains
to minimize startup times and reduce bias current. The
device supports over 80 standard and manufacturer-
specific PMBus commands.
from a single input supply (V
). The device relies
PWR
on mixed-signal design techniques to control the power
system efficiently and precisely. It does not require any
software to configure or initialize the device. In addition,
many operating features can be monitored and config-
ured through the SMBus interface using standard PMBus
commands, resulting in ease of design and flexibility.
The control loop is separated from the housekeeping,
power-monitoring, and fault-management blocks. Control-
loop parameters are stored in an on-chip nonvolatile flash
memory. An internal microcontroller enables monitoring
operating conditions using the SMBus interface. The
digital pulse-width modulator (DPWM) control loop is
implemented using dedicated state machines, so there is
no DSP or MCU in the control loop. This partition allows
the chip architecture to minimize power consumption
while optimizing performance.
The device uses adaptive compensation techniques to
handle a broad range of timing, voltage, current, tem-
perature, and external component parameter variations.
Efficiency-optimization techniques further enhance the
performance of the device, including internal MOSFETs,
with internally optimized gate drive, and the switch-mode
BabyBuck bias regulators for biasing the internal circuit
blocks and the MOSFET gate drive.
Maxim Integrated
│ 11
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
The Functional Diagram shows the controller implementa-
tion using a digital state-space compensator (model pre-
dictive) controller, a microcontroller unit (MCU), a DPWM,
a PLL-based master timing generator, and a PMBus serial
communication port.
PMBus command, the device performs the InTune
calibration. During this calibration several power-train
parameter values are measured and the extracted param-
eters are used to create the internal model to optimize the
bandwidth and transient response of the converter.
The state-space compensator block generates the duty-
cycle command for the DPWM block. The DPWM block
generates the required PWM outputs for the driver.
State-Space Controller and DPWM
The device uses a digital DPWM control scheme to
regulate the output voltage. Traditional PWM regulators
(both analog and digital) use classical control methods for
DC-DC converters, based on linear models of a discrete
time nature and root locus, Bode and Nyquist plots. These
linear time-invariant approximations work well for small
signals. However, when large transients cause duty-cycle
saturation, the performance of the closed loop can be
degraded (larger overshoots) and the output transients
are “slower” (large settling times). Tighter regulation
performance during these disturbances is becoming a
requirement. The device addresses the issue by using
model-predictive-based feedback design to compensate
the DPWM.
BabyBuck Gate-Driver Regulator
The device contains an internal bias supply that generates
both the gate-drive voltage supply and the internal digital
supply to power the controller. This BabyBuck gives the
user two options to allow optimal configuration the device
for their specific system requirements, BabyBuck mode
and LDO mode.
In BabyBuck mode, the internal regulator is configured as
a two-output switching regulator that uses a small (1008
size), low-cost inductor. The switching supply efficiently
converts the higher input voltage to the lower bias supply
and gate-drive voltages. BabyBuck mode is typically
used with higher input voltages (> 7V) to improve overall
system efficiency. BabyBuck mode cannot be used with
input voltages lower than 6.5V. To configure the device
in BabyBuck mode, connect PWR to the input voltage
(PVIN) and connect the recommended inductor between
LBI and LBO.
The device automatically constructs a state-space model
(state estimator) of the control plant (Figure 1). The inter-
nal model gives access to state-control variables that are
otherwise unavailable. The state-control variables are
used to set the proper control values. For a given input-
to-output step-down ratio and PWM switching frequency,
the device sets the compensation coefficients for that
application. Upon output enable, or in response to a
V
IN
1/x
�
COMPENSATOR
DPWM
DRIVER
LOAD
A/D
STATE ESTIMATOR
Figure 1. State-Space Controller Concept
Maxim Integrated
│ 12
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
In LDO mode, the device reconfigures BabyBuck to
linearly regulate the input voltage down to the gate drive
and bias voltages. LDO mode is typically used with
lower input voltages (5V to 9V) or when the user wants
to eliminate the BabyBuck inductor; however, it can also
be used at higher input voltages as well. To configure the
device in LDO mode, connect PWR to the input voltage
(PVIN) and connect a 100kΩ resistor between PWR and
LBI. Leave LBO unconnected.
Regulation and Monitoring Functions
The device improves the reliability of the system it powers
with multiple circuits that protect the regulator and the
load from unexpected system faults. The device continu-
ously monitors the input voltage, output voltage and cur-
rent, and internal/external temperatures. The device can
be configured to provide alerts for specific conditions of
the monitored parameters. The thresholds and responses
for these parameters have factory-default values, but can
also be configured through the PMBus interface. The
status of the power supply can be queried any time by a
PMBus master.
Temperature Sense
The device provides both an internal and external
temperature measurement. Both the internal and
external temperatures are reported to the user through
the PMBus commands READ_TEMPERATURE_1 and
READ_TEMPERATURE_2, respectively. The internal
temperature is measured directly at the device silicon
junction. The external temperature is measured through
the TEMPX pin using the base-emitter junction of a
standard 2N3904 transistor. This technique is widely
employed because it requires no calibration of the sensor.
Any PN junction can be used as a temperature sensor.
The 2N3904, 2N2222 transistors and integrated thermal
diodes found in microprocessors, FPGAs, and ASICs are
commonly used temperature sensors. Connect a 100pF
filter capacitor, as shown in Figure 7, to ensure accurate
temperature measurements.
Regulator Parameters
Key operating parameters in the device, such as output
voltage, switching frequency, and current-sense resis-
tance, can be configured using resistors. This provides
flexibility for the user while ensuring that the device has
a well-defined “out-of-the-box” operational state. The
pin configurations are only sampled when power is first
applied (the device ignores changes to resistor settings
after power-up). From this initial operating state, the
user can change the parameters using PMBus com-
mands. These changes can be stored in nonvolatile
memory, allowing the device to subsequently power up
into the customers specifically stored configuration state.
However, it is recommended that the pin-strap or resistor
settings always be applied with values chosen to provide
a safe initial behavior prior to PMBus configuration.
When the 2N3904 is connected to the TEMPX pin, the
device uses the external temperature information for
temperature-fault and current-measurement tempera-
ture compensation (tempco). If the external temperature
measurement is not used or measures out of range,
the device uses the internal temperature for tempera-
ture compensation and thermal-fault protection. Disable
the external temperature measurement by connecting
TEMPX to ground.
Pin-strap settings are programmed by connecting a
resistor from the appropriate device pins to SGND. The
device reads the resistance at startup and sets command
parameters per the tables in the following sections. Note
that the external parts count can be reduced in some
cases by unconnecting or grounding the configuration pins.
Output-Voltage Selection
The device temperature fault thresholds are programmed
through the PMBus interface. The default value for
the thermal-shutdown threshold is +115°C. The default
overtemperature response is to shut down and restart
when the fault is no longer present. Note that a rising
temperature faults when it crosses the OT_FAULT_LIMIT
and clears when it falls below the OT_WARN_LIMIT.
The OT_WARN_LIMIT should always be set below the
OT_FAULT_LIMIT. The device shuts down and pulls PG
low when it acts on a temperature fault.
The SET pin is used to establish the initial output volt-
age and can be pin strapped high or low, or connected to
SGND through a resistor, to select the output voltage, as
shown in Table 1. Note that the SET pin is read once at
power-up and cannot be used to change the output volt-
age after that time. Note that shorting SET to ground puts
the device into track mode. See the track mode paragraph
for more information. The device considers open circuit on
SET to be a fault condition so it sets the output voltage to
0V to protect the load.
Maxim Integrated
│ 13
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
If the desired output voltage is not included in Table 1, use
a resistor to set the initial approximate output voltage, and
then send VOUT_COMMAND to set the exact desired
output voltage.
Table 1. Output-Voltage Setting Using Pin-
Resistor Setting
R
(kΩ)
OUTPUT VOLTAGE (V)
SET
The output voltage can be set to any voltage between 0.5V
and 5.25V, including margining, provided the input voltage
0 to 4.3
5 to 5.2
Track mode
0.6
to the DC-DC converter (V ) is higher than the output
PWR
6.1 to 6.3
0.7
voltage by an amount that conforms to the maximum duty-
cycle specification.
7 to 7.3
0.75
0.8
The device’s output voltage can be dynamically changed
during operation through several PMBus commands. The
output voltage can be decreased during operation without
limit. The output voltage can be increased to 20% above
the upper end of the allowable voltage determined by
the RDIV setting. The RDIV setting is determined by the
programmed output voltage when the output is enabled.
Table 5 shows the voltage ranges that set each RDIV set-
ting. As an example, if the output voltage is pin strapped
to 1.2V, the RDIV is set to 0.65572 at startup. The output
voltage can be increased to 15% above the upper end of
the 0.65572 RDIV range, or 1.723V. The output voltage
can be programmed higher than 1.723V, but the actual
power-supply output may be clamped to a lower voltage.
8.1 to 8.4
9.4 to 9.7
0.85
0.9
10.8 to 11.2
12.5 to 12.9
14.5 to 14.9
17.6 to 18
21.2 to 21.8
25.8 to 26.4
31.2 to 32
37.9 to 38.7
43.7 to 44.7
50.5 to 51.7
58.4 to 59.6
67.4 to Open
0.95
1
1.05
1.1
1.2
1.5
1.8
2.5
Setting Switching Frequency
3.3
The switching frequency can be adjusted from 300kHz to
1MHz with an external resistor from SYNC to SGND per
Table 3, or by sending the PMBus FREQUENCY_SWITCH
command. Note that the SYNC pin is read once at power-
up and cannot be used to change the switching frequency
after that time. The device considers open circuit on SYNC
to be a fault condition so it sets the switching frequency to
575kHz in an attempt to pick a switching frequency typical
of most applications. 575kHz is not a normal pin-strappable
frequency, so if the user reads back a switching frequency
of 575kHz, they know the SYNC resistor is open circuited.
The switching frequency can be changed on the fly for
frequencies between 300kHz to 475kHz and for frequen-
cies between 476kHz to 1000kHz. The switching frequency
during operation must stay either above or below 475kHz
and should never cross this frequency. Doing so may result
in unexpected operation. The user can cross the 475kHz
switching boundary by disabling the device, changing the
switching frequency, and then reenabling the device.
5
0
External Synchronization
The device can be synchronized with an external clock
to eliminate beat noise on the input- and output-voltage
lines or to minimize input-voltage ripple. Synchronization
is achieved by connecting a clock source to the SYNC pin.
The incoming clock signal must be in the 300kHz to 1MHz
range and must be stable (see the SYNC Frequency Drift
Tolerance specification in the Electrical Characteristics
table). The device synchronizes to the rising edge of the
clock after the device is enabled. In the event of a loss of
the external clock signal during normal operation after suc-
cessful synchronization with the external clock, the device
automatically switches at the frequency programmed into
the PMBus command’s FREQUENCY_SWITCH vari-
able. If an external clock is present at power-on when the
device is trying to read the SYNC pin-strap resistance, the
device cannot detect the synchronization frequency and
does not write the proper frequency into FREQUENCY_
SWITCH. However, if the clock is still present at enable,
the device reads the proper frequency and overwrites
FREQUENCY_SWITCH with the actual clock frequency.
As a guideline, lower frequencies can be used to improve
efficiency, while higher frequencies can be selected to
reduce the physical size and value of the external filter
inductor and capacitors.
Maxim Integrated
│ 14
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Table 2. Interleave Settings
Table 3. Switching Frequency Resistor
Settings (SYNC)
SMBus ADDRESS
PHASE DELAY (°)
R
(kΩ)
SWITCHING FREQUENCY (kHz)
SYNC
xxxx000b
0
0 to 4.3
5 to 5.2
575
300
350
400
450
500
550
600
650
700
750
800
850
900
950
1000
575
xxxx001b
60
xxxx010b
120
180
240
300
90
6.1 to 6.3
7 to 7.3
xxxx011b
xxxx100b
8.1 to 8.4
xxxx101b
9.4 to 9.7
xxxx110b
10.8 to 11.2
12.5 to 12.9
14.5 to 14.9
17.6 to 18
xxxx111b
270
If a clock is not present at power-on, the device reads
the pin-strap resistor value and writes the frequency into
FREQUENCY_SWITCH per Table 3. If an external clock
is applied to SYNC after power-on but before enable,
the device overwrites FREQUENCY_SWITCH with the
external clock frequency when the device is enabled. If
an external clock is not applied prior to the device being
enabled, the device keeps the originally programmed
FREQUENCY_SWITCH value. Applying a clock to SYNC
after the device is enables causes the IC to synchronize
to the clock, however, the FREQUENCY_SWITCH value
is not updated. For proper synchronization, the external
clock can be applied prior to applying power to the device,
but must be applied prior to enabling the device. The
external clock frequency should not be changed after the
device is enabled.
21.2 to 21.8
25.8 to 26.4
31.2 to 32
37.9 to 38.7
43.7 to 44.7
50.5 to 51.7
58.4 to Open
synchronization clock. The ADDR1 resistor also sets the
default IOUT_CAL_GAIN.
IOUT_CAL_GAIN Selection
The device supports interleaving with an external SYNC
input. The default phase delay is pin strappable and is deter-
mined by the 7-bit SMBus address, as shown in Table 2. The
phase delay can also be changed by sending the PMBus
INTERLEAVE command while the output is disabled. The
phase delay should not be changed during operation. The
programmed phase delay is between the rising edge of the
SYNC clock signal and the center of the device’s PWM pulse.
The center of the PWM pulse is used for a reference point
because the device’s PWM pulse is dual-edge modulated.
The device allows the user to set a default pinstrapped
IOUT_CAL_GAIN at startup. IOUT_CAL_GAIN is the
resistance of the current-sense element, which can
be either the power inductor’s DCR or a discrete cur-
rent-sense resistor. The device’s actual overcurrent trip
point is a function of IOUT_CAL_GAIN, the current-
sense element’s actual resistance, and the value of the
IOUT_OC_FAULT_LIMIT. See the output-overcurrent
protection paragraph for more information on setting
the overcurrent trip point. Setting IOUT_CAL_GAIN is
accomplished by pin strapping, connecting a resistor
from ADDR1 to SGND, as listed in Table 4b. The user
can achieve a more accurate value of IOUT_CAL_GAIN
by setting this parameter through the PMBus. Note that
ADDR1 is used to set both the PMBus address and
IOUT_CAL_GAIN. The user should first determine the
desired PMBus address and then choose the appropriate
ADDR1 resistor per Table 4a and Table 4b.
SMBus Address Selection
The ADDR0 and ADDR1 pins are used in combination
to set the SMBus address, as listed in Table 4a. Note
that the SMBus specification recommends against using
the shaded addresses. The PMBus address cannot be
changed after startup. Note that SMBus address also sets
the default phase delay for interleaving with an external
Maxim Integrated
│ 15
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Table 4a. SMBus Address Set by ADDR0, ADDR1 Resistor Connections
DCR
R
(kΩ)
ADDR1
0 to 4.3
9.4 to 9.7
5 to 5.2
6.1 to 6.3
12.5 to 12.9
31.2 to 32
7 to 7.3
8.1 to 8.4
17.6 to 18
4mW ➝
8mW ➝
12mW ➝
16mW ➝
20mW ➝
10.8 to 11.2
25.8 to 26.4
58.4 to 59.6
167.3 to 170.7
14.5 to 14.9
37.9 to 38.7
85.7 to 87.5
234.6 to 239.4
21.2 to 21.8
50.5 to 51.7
138.6 to 141.4
43.7 to 44.7
113.8 to 116.2
271.2 to Open
67.4 to 68.8
202.9 to 207.1
R
(kΩ)
SMBus 7-BIT DEVICE ADDRESS
ADDR0
0 to 4.3
0x0A
0x0B
0x0C
0x0D
0x0E
0x0F
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
0x18
0x19
0x1A
0x1B
0x1C
0x1D
0x1E
0x1F
0x20
0x21
0x22
0x23
0x24
0x25
0x26
0x27
0x28
0x29
0x2A
0x2B
0x2C
0x2D
0x2E
0x2F
0x30
0x31
0x32
0x33
0x34
0x35
0x36
0x37
0x38
0x39
0x3A
0x3B
0x3C
0x3D
0x3E
0x3F
0x40
0x41
0x42
0x43
0x44
0x45
0x46
0x47
0x48
0x49
0x4A
0x4B
0x4C
0x4D
0x4E
0x4F
0x50
0x51
0x52
0x53
0x54
0x55
0x56
0x57
0x58
0x59
0x5A
0x5B
0x5C
0x5D
0x5E
0x5F
0x60
0x61
0x62
0x63
0x64
0x65
0x66
0x67
0x68
0x69
0x6A
0x6B
0x6C
0x6D
0x6E
0x6F
0x70
0x71
0x72
0x73
0x74
0x75
0x76
0x77
0x78
0x79
0x7A
0x7B
0x7C
0x7D
0x7E
0x7F
0x7F
0x7F
5 to 5.2
6.1 to 6.3
7 to 7.3
8.1 to 8.4
9.4 to 9.7
10.8 to 11.2
12.5 to 12.9
14.5 to 14.9
17.6 to 18
21.2 to 21.8
25.8 to 26.4
31.2 to 32
37.9 to 38.7
43.7 to 44.7
50.5 to 51.7
58.4 to 59.6
67.4 to 68.8
85.7 to 87.5
113.8 to 116.2
138.6 to 141.4
167.3 to 170.7
202.9 to 207.1
234.6 to Open
Note: The SMBus specification recommends against using the shaded addresses.
Table 4b. IOUT_CAL_GAIN Set by ADDR1 Resistor Connection
R
(kΩ)
IOUT_CAL_GAIN (mΩ)
ADDR1
0 to 8.4
4
9.4 to 18
8
21.2 to 44.7
50.5 to 116.2
138.6 to Open
12
16
20
Maxim Integrated
│ 16
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
ENABLED DURING INITIALIZATION
ENABLED AFTER INITIALIZATION
V
V
OUT
PG
EN
OUT
PG
EN
V
V
IN
IN
t1
t3 t4
10ms
t2
2ms
Figure 2. Startup Timing Diagrams
ON_OFF_CONFIG command (see the PMBus specifica-
tion for details).
Internal Bias Regulators
The device analog circuitry is powered by an internal
3.3V regulator (3P3). The device also has an internal bias
regulator to generate a 1.8V rail (1P8) to power internal
digital circuitry. Bypass the 3P3 pin to SGND with a 4.7μF
ceramic (X5R or better) capacitor. Bypass 1P8 to DGND
with a 10μF ceramic (X5R or better) capacitor. These
internal regulators are not designed to power external
circuitry.
Device Initialization
The device includes power-on-reset circuits that monitor
the internal bias supplies and the external supply voltage.
When all supplies are above their UVLO thresholds, the
following self-test sequence occurs:
1) Run self-test and CRC check on the memory.
2) Read resistor settings and set command values and
program working memory accordingly.
Input-Voltage Feed Forward
The device uses input-voltage feed-forward techniques
to provide excellent line regulation. Connect the INSNS
pin to the power-train input voltage through a 2kΩ series
resistor for input-voltage feed-forward and telemetry. The
voltage at INSNS is sampled every 4μs.
3) Confirm absence of any faults that would prevent
turn-on.
4) Begin wait for a valid output-enable condition (hard-
ware or PMBus command).
The power-up and initialization process takes approxi-
mately 25ms, depending on the specific combination of
pin-strap resistor values to be read. The device does not
enable output regulation until initialization is complete.
The device does not enable DC-DC conversion if the volt-
age at INSNS is below the PMBus VIN_UV_FAULT_LIMIT
threshold (default 4V) or below the VIN_ON, VIN_OFF
limits (default 6V rising and 5.5V falling, respectively.)
The user can read back the measured input-voltage value
using the PMBus READ_VIN command.
Output-Voltage Sequencing
In a system with multiple MAX15303 devices or other
PMBus-controlled ICs, output-voltage sequencing can be
achieved by configuring each power supply with different
turn-on/turn-off delays and output rise/fall times. All power
supplies are then commanded to turn on (or off) simultane-
ously using a combined EN signal, or by using the PMBus
Group Command Protocol.
Output On/Off Control
The device features both a hardware-enable input (EN
pin) and a PMBus-enable function. The factory default
for the enable functions is that the device can be enabled
by either an assertion of the hardware EN pin to a logic-
high level or by issuing a PMBus-enable command. The
enable functionality can be changed using the PMBus
Maxim Integrated
│ 17
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
The device supports soft-start and soft-stop functional-
ity as shown in Figure 3. The PMBus TON_RISE and
TOFF_FALL commands determine the soft-start and soft-
stop ramp times. The TON_DELAY command sets the
time from a valid enable condition to the beginning of the
output-voltageramp.Similarly,theTOFF_DELAYcommand
sets the time between loss of valid enable condition and
the beginning of the output ramp-down to 0V. The default
setting for TON_DELAY is the minimum value of 1ms and
the default setting for the TON_RISE is 5ms.
If prebias was detected at the time of enable, the
device saves the prebias voltage level in a register and
terminates the output-voltage ramp-down at the pre-
bias voltage when disabled. This register is not user
accessable.
Voltage Tracking
The device supports voltage tracking of the output from a
reference input. To select the tracking mode, connect the
SET pin to SGND. The device’s output tracks the V
TRACK
voltage with a preset ratio governed by an internal feed-
back divider (RDIV) and an external resistive voltage-
divider (R1, R2), which is placed from the supply being
tracked to SGND (Figure 5). The center tap of the external
divider should be connected to the CIO input.
The output-voltage slew rates for turn-on and turn-off
are given by VOUT_COMMAND/TON_RISE and VOUT_
COMMAND/TOFF_FALL, respectively. It is recommended
to set TON_RISE and TOFF_FALL to at least 1ms to
prevent excessive inrush currents due to high dV/dt. The
output-voltage ramp-up rises monotonically above 300mV
regardless of input voltage, output voltage, or prebias
voltage on the output. Note that the device initiates the
InTune calibration process after the soft-start ramp-up is
complete.
In tracking mode, V
is regulated to the lower of:
OUT
V
R1
TRACK
RDIV
V
=
x
OUT
R1+ R2
or the output set-point voltage (V
), as
OUT(SET)
determined by the VOUT_COMMAND. As seen in the
above equation, if the resistor-divider ratio RR = R1/(R1
+ R2) is chosen such that it is equal to the operational
RDIV, the output voltage follows the tracking voltage
Startup with Prebias
The device supports soft-start into a prebias output-
voltage condition. A prebias condition occurs when there
is already a voltage at the output of the power sup-
ply before it has been enabled. This can be caused by
precharged output capacitors, or a parasitic ESD diode
in the load IC that pulls the output up to another system-
supply rail. When EN is asserted, the device checks the
output for the presence of prebias voltage. If the prebias
voltage is less than 200mV, startup is performed normally
assuming no prebias. If the prebias is greater than 200mV
but below the target set point for the output, the device
ramps up the output voltage from the prebias voltage
to the regulation set point, as shown in Figure 4. If the
prebias is above the VOUT_OV_FAULT_LIMIT value, the
device does not attempt soft-start.
coincidentally (Figure 6a). For all other cases, the V
OUT
follows a ratiometric tracking (Figure 6b) depending on
the ratio of RR and RDIV. The IC automatically selects
RDIV based on the output set-point voltage as shown in
Table 5. For example, if V
is set to 1.6V by the
OUT(SET)
VOUT_COMMAND, RDIV is set to 0.54247. Note that
the default RDIV value in track mode is 0.20272, which
corresponds to a 5V output-voltage setting. For reliable
voltage tracking, it is recommended that once the device
is powered up, the VOUT_COMMAND should not be
changed so as to cause a change to the operational
RDIV (Table 5). If such a change in VOUT_COMMAND is
required, the user should save the new V
in the
OUT(SET)
VOLTAGE
TOFF_DELAY
TON_DELAY
TON_RISE
SWITCHING
NODE
TOFF_
FALL
VOLTAGE
t
ON_DELAY
V
V
EN
V
OUT
OUT
TIME
TIME
Figure 3. Turn-On/-Off Delays and Soft-Start/-Stop Times
Figure 4. Startup into a Prebiased Output
Maxim Integrated
│ 18
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
device memory (using STORE_USER_ALL_COMMAND)
and recycle the input power to set a new RDIV operational
value. For simplicity, fix R1 at 10kΩ and use the following
equation to determine R2:
power-supply variation. The margin set-point commands
(VOUT_MARGIN_HIGH and VOUT_MARGIN_LOW) are
set to ±5% of VOUT_COMMAND by default, but can be
changed through the PMBus interface. Output-voltage
margining is controlled by the OPERATION command.
V
TRACK
× V
OUT
R2 = 10k ×
−1
R
DIV
Table 5. Required Divider Ratio (RDIV) as
a Function of V
For the best voltage regulation, RR should be set such
that the final V tracking target voltage is slightly
higher than the output set-point voltage determined by
VOUT_COMMAND (5V default). The output-voltage
OUT
OUT
VOUT_COMMAND (V)
< 0.55
RDIV
0.99547
0.88222
0.76897
0.65572
0.54247
0.42922
0.31597
0.20272
ramp tracks the V
input, as shown in Figure 6,
TRACK
0.55 to < 0.95
0.95 to < 1.15
1.15 to < 1.502
1.502 to < 1.815
1.815 to < 2.295
2.295 to < 3.117
3.117 to < 5.5
until reaching the VOUT_COMMAND value. If the
application requires continuous ratiometric tracking,
VOUT_COMMAND should be set higher than the desired
V
OUT
tracking target or left at the 5.0V default value. In
this case, there is a small regulation inaccuracy due to the
tolerance of the external resistors.
Output-Voltage Margining
The device supports voltage margining, which can be used
to test the end equipment’s design margin associated with
V
TRACK
STEP-DOWN
CONVERTER
R2
R1
MAX15303
V
OUT
CIO
SET
Figure 5. Tracking Mode Configuration
RDIV = RR
RDIV ≠ RR
COINCIDENT TRACKING
(TRACK TO TARGET)
RATIOMETRIC MODE
VOLTAGE
VOLTAGE
V
V
V
V
TRACK
OUT
TRACK
OUT
10k
10k
Ω
+ R2
V
x V
TRACK
OUT(SET)
Ω
TIME
TIME
(a)
(b)
Figure 6. Tracking
Maxim Integrated
│ 19
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
individually enabled or disabled for the parameters through
the PMBus. The default limits are as indicated in Table 6.
The response to a fault condition can be changed through
the PMBus. Refer to Maxim Application Note #AN5816
MAX15303 PMBus Command Set User's Guide for more
information on setting fault thresholds and fault responses.
Output Voltage Ranges and Fault Limits
The device features output undervoltage and overvoltage
protection. The PMBus VOUT_OV_FAULT_LIMIT is set
to 115% of VOUT_COMMAND by default, and VOUT_
UV_FAULT_LIMIT is set to 85%. These thresholds can
be changed through PMBus and set anywhere between
0V and the lower of either the ADC full-scale value or
VOUT_MAX (VOUT_MAX is 110% of VOUT_COMMAND
by default.
Nonvolatile PMBus Memory
The device includes three nonvolatilie memory banks to
store PMBus configuration values. The first is the MAXIM
store, which contains a read-only copy of all default
command settings. The next is the read/write-accessible
DEFAULT store, which is intended to contain an equip-
ment manufacturer’s preferred or suggested settings.
Third is the read/write-accessible USER store, which is
intended to store the end user’s preferred settings.
The device continuously monitors the output voltage.
If the voltage exceeds the protection limits, the device
follows the actions prescribed by the VOUT_OV_
FAULT_RESPONSE or VOUT_UV_FAULT_RESPONSE
commands as appropriate. By default, an overvoltage
fault results in an immediate shutdown with no retry at-
tempts, whereas an undervoltage fault is ignored. The fault
response commands can be changed at any time, but
changes to the fault-response commands only take effect
when the output is disabled.
When the device is enabled, a combination of the pin-
configurable command values and the contents of
the USER store are loaded into working memory. Any
command values that have been edited and stored to the
USER memory take precedence over their corresponding
pin-configured values.
Output-Overcurrent Protection
The MAX15303 monitors the voltage across the output
inductor resistance (or other resistive sense element) to
provide output-current monitoring and overload protection.
The voltage signal at the current-sense element is divided
by the IOUT_CAL_GAIN value to yield output current in
amps. The value of IOUT_CAL_GAIN is initially set by
the ADDR1 resistance, according to Table 4b, and should
be set as close as possible to the inductor DCR (or the
resistive sense element’s resistance). More accurate
output-current measurement can be achieved by
calibrating the IOUT_CAL_GAIN value. For more
information on calibrating IOUT_CAL_GAIN, refer to Maxim
Application Note #AN5601: Current Calibration Procedure
for InTune Digital Power.
Equipment manufacturers should ensure that the
DEFAULT and USER stores are saved with duplicate
copies of the manufacturer’s preferred or suggested
command values. In this manner, an end user can restore
the DEFAULT memory and save to the USER store any
time they wish to return the device to the manufacturer’s
original configuration.
Special security commands and features are included
so that a manufacturer user can store and lock the
regulator’s configuration on a command-by-command ba-
sis. Contact Maxim for application notes describing these
security features.
The overcurrent-fault threshold is set by the IOUT_OC_
FAULT_LIMIT command; the default value is 8A. The
default fault response to an overcurrent condition is to
turn off both internal MOSFETs, wait 700ms, and then
restart the regulator. This process repeats indefinitely until
the fault condition no longer persists. This fault-response
behavior can be changed using the PMBus IOUT_OC_
FAULT_RESPONSE command.
Table 6. Fault Conditions
FAULT
DEFAULT
RANGE
CONDITION
THRESHOLD
V
V
Overvoltage
14V
0 to 14.7V
0 to 14.7V
IN
Undervoltage
4.2V
IN
VOUT_COMMAND
x 115%
V
V
Overvoltage
0 to 5.5V
0 to 5.5V
OUT
OUT
Fault Handling
VOUT_COMMAND
x 85%
Undervoltage
The device monitors input voltage, output voltage, output
current, and both internal and external temperatures. The
fault thresholds and responses are factory-set, but can be
changed using PMBus commands. Fault detection can be
I
Overcurrent
8A
0 to 8.97A
OUT
Overtemperature
115°C
-40°C to +150°C
Maxim Integrated
│ 20
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Temperature Sensing
PMBus Digital Interface
The device supports remote temperature sensing in addi-
tion to sensing its own internal temperature. The device
The MAX15303 is a PMBus-compatible device that
includes many of the standard PMBus commands.
A PMBus 1.2-compliant device uses the System
Management Bus (SMBus) version 2.0 for transport pro-
tocol and responds to the SMBus slave address. In this
data sheet, the term SMBus is used to refer to the electri-
cal characteristics of the PMBus communication using the
SMBus physical layer. The term PMBus is used to refer to
the PMBus command protocol.
uses a ΔV
measurement internally and at the TEMPX
BE
input to compute temperature. This technique is widely
employed because it requires no calibration of the sensor.
Any PN junction can be used as a temperature sensor.
The 2N3904, 2N2222 transistors and integrated thermal
diodes found in microprocessors, FPGAs, and ASICs are
commonly used temperature sensors. Connect a 100pF
filter capacitor, as shown in Figure 7, to ensure accurate
temperature measurements.
The device employs six standard SMBus protocols (Write
Byte, Read Byte, Write Word, Read Word, Write Block,
and Read Block) to program output voltage and warn-
ing/faults thresholds, read monitored data, and provide
access to all manufacturer-specific commands.
The device temperature and thermal-fault thresholds are
programmed through the PMBus interface. The default
value for the thermal-shutdown threshold is +115°C. The
device shuts down and PG pulls low when it crosses the
temperature-fault threshold.
The device also supports the group command. The group
command is used to send commands to more than one
PMBus device. It is not required that all the devices
receive the same command. However, no more than one
command can be sent to any one device in one group
command packet. The group command must not be
used with commands that require the receiving device
to respond with data, such as the STATUS_BYTE com-
mand. When the device receives a command through this
protocol, it begins execution immediately of the received
command after detecting the STOP condition.
Power Good (PG)
PG is an open-drain power-good output used to indicate
when the device is ready to provide regulated output
voltage to the load. During startup and during a fault
condition, PG is held low. PG is asserted high after the
output has ramped to a voltage above the POWER_
GOOD_ON threshold and a successful InTune calibra-
tion has completed. If the output regulation voltage
falls below the POWER_GOOD_OFF threshold, PG is
deasserted.
When the data word is transmitted, the lower order byte is
sent first and the higher order byte is sent last. Within any
byte, the most significant bit (MSB) is sent first and the
least significant bit (LSB) is sent last. Contact the factory
for detailed PMBus command support.
Supported PMBus Commands
MAX15303
The device supports the standard PMBus commands
given in Table 7. Refer to Maxim Application Note AN5816:
MAX15303 PMBus Command Set User's Guide for the
device’s PMBus command details.
TEMPX
100pF
SGND
A single pair of pullup resistors (one each for SCL
and SDA) is required for each shared bus, as shown
in Figure 8. Consult the SMBus 2.0 specifications as
well as the guaranteed drive capability of SDA in the
Figure 7. Temperature Sensing with a 2N3904 npn Transistor
Maxim Integrated
│ 21
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Table 7. PMBus Command Summary
SMBus
TRANSFER
# OF
DATA
BYTES
COMMAND
CODE
COMMAND NAME
MIN
MAX
DEFAULT VALUE
UNITS
TYPE
0x01
0x02
0x03
0x10
0x11
0x12
0x15
0x16
0x19
0x20
0x21
0x22
0x23
0x24
0x25
0x26
0x27
0x28
0x33
0x35
0x36
0x37
0x38
0x39
0x40
0x41
0x44
0x45
0x46
0x47
0x4F
0x50
0x51
OPERATION
R/W Byte
R/W Byte
Send Byte
R/W Byte
Send Byte
Send Byte
Send Byte
Send Byte
Read Byte
Read Byte
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Byte
R/W Word
R/W Byte
R/W Word
R/W Byte
R/W Word
R/W Byte
R/W Word
1
1
0
1
0
0
0
0
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
2
1
2
1
2
1
2
—
—
—
—
—
—
—
—
—
—
0.5
—
—
—
—
—
—
—
300
4
—
—
—
—
—
—
—
—
—
—
5.25
—
—
—
—
—
—
—
0x40
—
—
—
—
—
—
—
—
—
—
V
ON_OFF_CONFIG
CLEAR_FAULTS
0x16
—
WRITE_PROTECT
STORE_DEFAULT_ALL
RESTORE_DEFAULT_ALL
STORE_USER_ALL
RESTORE_USER_ALL
CAPABILITY
0
—
—
—
—
0xA0
VOUT_MODE
0x14
VOUT_COMMAND
VOUT_TRIM
SET pin resistor setting
0
V
VOUT_CAL_OFFSET
VOUT_MAX
0
V
VOUT_COMMAND + 10%
V
VOUT_MARGIN_HIGH
VOUT_MARGIN_LOW
VOUT_TRANSITION_RATE
VOUT_DROOP
VOUT_COMMAND + 5%
V
VOUT_COMMAND - 5%
V
0.1
0
mV/µs
mΩ
kHz
V
FREQUENCY_SWITCH
VIN_ON
1000 SYNC pin resistor setting
12
12
—
—
—
—
—
—
—
—
—
—
—
—
6
VIN_OFF
4
5.5
V
INTERLEAVE
—
—
—
—
—
—
—
—
—
—
—
—
See Table 2
—
mΩ
A
IOUT_CAL_GAIN
ADDR1 pin resistor setting
IOUT_CAL_OFFSET
VOUT_OV_FAULT_LIMIT
VOUT_OV_FAULT_RESPONSE
VOUT_UV_FAULT_LIMIT
VOUT_UV_FAULT_RESPONSE
IOUT_OC_FAULT_LIMIT
IOUT_OC_FAULT_RESPONSE
OT_FAULT_LIMIT
0
VOUT_COMMAND + 15%
V
0x80
—
V
VOUT_COMMAND - 15%
0x00
8
—
A
0xBF
115
0xC0
95
—
°C
—
°C
OT_FAULT_RESPONSE
OT_WARN_LIMIT
Maxim Integrated
│ 22
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Table 7. PMBus Command Summary (continued)
SMBus
TRANSFER
TYPE
# OF
DATA
BYTES
COMMAND
CODE
COMMAND NAME
MIN
MAX
DEFAULT VALUE
UNITS
0x55
0x56
0x59
0x5A
0x5E
0x5F
0x60
0x61
0x64
0x65
0x78
0x79
0x7A
0x7B
0x7C
0x7D
0x7E
0x88
0x8B
0x8C
0x8D
0x8E
0x94
0x95
0x98
0x99
0x9A
0x9B
0x9C
0x9D
0x9E
0xAD
0xAE
VIN_OV_FAULT_LIMIT
VIN_OV_FAULT_RESPONSE
VIN_UV_FAULT_LIMIT
VIN_UV_FAULT_RESPONSE
POWER_GOOD_ON
POWER_GOOD_OFF
TON_DELAY
R/W Word
R/W Byte
2
1
2
1
2
2
2
2
2
2
1
2
1
1
1
1
1
2
2
2
2
2
2
2
1
8
13
7
8
6
13
8
2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
14
V
—
V
0xC0
R/W Word
R/W Byte
4.2
0xC0
—
V
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
R/W Word
Read Byte
Read Word
Read Byte
Read Byte
Read Byte
Read Byte
Read Byte
Read Word
Read Word
Read Word
Read Word
Read Word
Read Word
Read Word
Read Byte
R/W Block
R/W Block
R/W Block
R/W Block
R/W Block
R/W Block
Read Block
Read Word
VOUT_COMMAND - 10%
VOUT_COMMAND - 15%
V
5
ms
ms
ms
ms
—
—
—
—
—
—
—
V
TON_RISE
5
TOFF_DELAY
1
TOFF_FALL
5
STATUS_BYTE
—
STATUS_WORD
STATUS_VOUT
—
—
STATUS_IOUT
—
STATUS_INPUT
STATUS_TEMPERATURE
STATUS_CML
—
—
—
READ_VIN
—
READ_VOUT
—
V
READ_IOUT
—
A
READ_TEMPERATURE_1
READ_TEMPERATURE_2
READ_DUTY_CYCLE
READ_FREQUENCY
PMBUS_REVISION
MFR_ID
—
°C
°C
%
—
—
—
kHz
—
—
—
—
—
—
—
—
—
0x22
null
MFR_MODEL
null
MFR_REVISION
MFR_LOCATION
MFR_DATE
null
null
null
MFR_SERIAL
null
IC_DEVICE_ID
“MAX15303”
<firmware revision>
IC_DEVICE_REV
Maxim Integrated
│ 23
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Table 7. PMBus Command Summary (continued)
SMBus
TRANSFER
TYPE
# OF
DATA
BYTES
COMMAND
CODE
COMMAND NAME
MIN
MAX
DEFAULT VALUE
UNITS
0xD0
0xD3
0xD5
0xDB
0xE0
0xE1
0xE2
0xE3
0xE4
0xE5
0xE6
ADAPTIVE_MODE
R/W Word
R/W Word
R/W Word
R/W Block
R/W Block
Write Word
R/W Word
R/W Block
Write Word
R/W Word
Read Byte
2
2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0x024B
—
—
—
—
—
—
—
—
—
—
—
FEEDBACK_EFFORT
LOOP_CONFIG
COMP_MODEL
MANUF_CONF
MANUF_LOCK
MANUF_PASSWD
USER_CONF
0.5
2
0x0100
6
0.025, 0.41666, 1.0
32
2
0
0
0
2
32
2
0
USER_LOCK
0
USER_PASSWD
SECURITY_LEVEL
2
0
1
0x00
See PMBus Application
Note
0xE7
DEADTIME_GCTRL
R/W Block
19
—
—
—
0xE8
0xEA
0xF8
ZETAP
R/W Word
Send Byte
R/W Block
2
0
6
—
—
—
—
—
—
1.5
—
—
—
RESTORE_MAXIM_ALL
EXT_TEMP_CAL
0.0040, -8, 0.0038
none °K, 1/°
Maximum Output Current
The device’s internal switching FETs limit the maximum
allowable output current to 6A. For some extreme operat-
ing conditions, the maximum allowable output current may
be less than 6A. The High-Side nMOS's average must be
less than the 4.3Alimitation in the Electrical Characteristics
table. Note that this 4.3A maximum average-current
limitation only prohibits 6A operation in very high
duty-cycle cases. The MAX15303 maximum output
current is the lower of either 6A or the value defined by the
following equation:
MAX15303
MAX15303
V
LOGIC
SCL
SDA
SCL
SDA
R
R
PULLUP
PULLUP
Figure 8. SMBus Multidevice Configuration
I
< 4.3A x V /V
IN OUT
OUTMAX
Switching-Frequency Selection
The first step in selecting a buck controller’s output filter
Electrical Characteristics table to determine the value of
the pullup resistors.
is to select the desired switching frequency (f ) for
SW
Design Procedure
the PWM. The device offers ability to adjust switching
frequency from 300kHz to 1MHz. The choice of
switching frequency requires a trade-off between effi-
ciency and solution size. Select a low frequency for higher
efficiency. Use a higher frequency to reduce the size of
the external filter components and to improve transient
response. Also consider system frequency requirements
The following paragraphs provide details for design-
ing a MAX15303-based power supply. The first step is
to ensure the device meets the system-level input and
output voltage range. If these requirements are met, the
detailed design can begin.
Maxim Integrated
│ 24
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
when choosing f , such that the harmonics of the
SW
in the event of a large load transient. It is important to
switching frequencies do not interfere with the system
operation. The switching frequency for the device is set
by the SYNC pin connection per Table 3.
select an inductor that has a high enough I
isfy this requirement, though this parameter typically
forces a certain dimension of inductor to be used.
to sat-
SAT
The switching frequency can be changed through the
FREQUENCY_SWITCH PMBus command at any time
the controller is disabled. The default value of 600kHz
provides a good balance of efficiency, small size, and
good transient response.
3) Finally, the user should select an inductor with minimal
DCR (DC series resistance) to reduce overall losses in
efficiency. See the current-sense selection paragraph
for more information on selecting the inductor DCR.
Output Capacitor Selection
Inductor Selection
The device has been optimized to operate with low-ESR
output capacitors. These capacitors typically have X5R
or X7R dielectrics. High-ESR capacitors can be added,
but would provide little benefit to system performance.
The output capacitor requirement is dependent upon two
considerations:
Three key inductor parameters must be specified
to select an inductor for operation with the device:
inductancevalue(L),inductorsaturationcurrent(I
maximum DC resistance (DCR).
),and
SAT
1) Inductor value selection: For automatic compensation
using InTune technology, select the inductor such that
the peak-to-peak inductor ripple current (LIR) is 20%
to 40% of the maximum operating current (IOUTMAX).
Using a low LIR ratio results in higher inductor value.
Typically, inductor resistance is proportional to induc-
tance for a given package type, so selecting a lower
LIR value results in higher DCR losses and decreases
efficiency. Using a high value of LIR increases the
RMS current, which also decreases efficiency. Maxim
recommends approximately 30% for a peak-to-peak
ripple to maximum operating current ratio (LIR = 0.3).
1) Output ripple voltage.
2) Load current transient envelope.
Both requirements are easily achieved with all-ceramic
output capacitors.
The total output-voltage ripple is a function of the output
capacitor’s ESR and capacitance and typically chosen
to be ~1% of the output voltage. For typical applications,
the ripple voltage is dominated by the capacitance. The
following equations calculate the minimum output capaci-
tance and maximum allowable ESR:
The nominal inductor value can now be calculated
V
RIPPLE
∆I
ESR
C
=
MAX
using LIR, f , V , V
, and I
(the maxi-
SW IN OUT
OUTMAX
mum DC load current) using the following equation:
∆I
=
OUTMIN
8× V
× f
V
(V − V
)
OUT
LIR
RIPPLE
SW
OUT IN
L =
V
f
I
IN SW OUT
where ∆I is:
0.2 ≤ LIR ≤ 0.4
V
× V − V
IN OUT
(
)
The exact inductor value in this range is not critical
and can be adjusted to make trade-offs among size,
cost, and efficiency. A higher inductance can increase
efficiency by reducing the RMS current. Lower
inductor values minimize size and cost. Lower inductor
values can also improve transient response but reduce
efficiency due to higher peak currents.
OUT
∆I =
V
× f
× L
SW
IN
The worst case output voltage ripple is:
1
V
=∆I ×
+ ESR
RIPPLE
8× C
× f
SW
OUT
2) The selected inductor’s saturation current rating (I
)
SAT
must exceed the user-defined current limit. I
An ESR below 10mΩ is typically required. The use of two
or more 100µF ceramic capacitors in parallel is typically
sufficient to achieve a good ripple voltage.
SAT
should generally be selected such that it is greater
than I + LIR/2 +10% to provide adequate margin
LIM
Maxim Integrated
│ 25
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
When all-ceramic output capacitors are used, load current
transient envelope is the primary concern for capacitor
selection. Designs with small load transients can use
fewer capacitors and designs with larger load transients
require more load capacitance to reduce output “sag”
and “soar.” The allowable deviation of the output volt-
age during fast load transient determines the output
capacitance. The following two equations calculate the
minimum capacitance required to meet the voltage sag
and soar requirements from a load transient:
V
V
V
OUT
OUT
I
×
× 1−
OUT
V
IN
IN
C
≥
IN
f
× DV
SW
where ΔV is the required input ripple voltage. This
calculation assumes there is measurable inductance
back to the original VIN source; thus, this calculation
provides low source impedance at the input of the DC-DC
converter. The capacitance requirement is greatest when
the duty cycle is 50% and decreases as duty cycle
increases or decreases.
2
∆I
L × ∆I
O
C
=
+
OUT
The input capacitor must meet the ripple-current require-
2× ∆V
× V − V
2× π ×BW × ∆V
SAG
(
)
SAG
L × ∆I
2× ∆V
IN
O
ment (I
) imposed by the switching currents, as
RMS
2
∆I
defined by the following equation:
O
C
=
+
OUT
× V
2× π ×BW × ∆V
SOAR
SOAR
O
V
(V − V
)
OUT
OUT IN
I
= I
LOAD(MAX)
RMS
V
IN
where BW is the power-supply crossover frequency in Hz,
which is approximately fSW/10 for the device and C
the output capacitance.
is
I
attains
a
maximum value when the input
OUT
RMS
voltage equals twice the output voltage (V = 2V ),
IN
OUT
so I
= I
/2. For most applications,
RMS(MAX)
LOAD(MAX)
Compensating the Power Supply
nontantalum capacitors (ceramic, aluminum, polymer, or
OS-CON) are preferred at the inputs due to the robust-
ness of nontantalum capacitors to accommodate high
inrush currents of systems being powered from very low
impedance sources. Additionally, two (or more) smaller-
value low-ESR capacitors can be connected in parallel to
reduce high-frequency noise.
Unlike most power-supply designs, the device does not
require designing and testing a compensation circuit. The
device automatically measures the output filter’s resonant
frequency and uses this information to set the appropri-
ate compensation parameters. The device is stable if
the output-filter corner frequency meets the following
requirements:
Current-Sense Selection
45 ≤ f /f ≤ 90
SW LC
where:
The device uses lossless DCR current sensing to reduce
the overall power dissipation and improve efficiency.
Lossless sensing is configured by connecting a series RC
circuit across the inductor, as shown in Figure 9. Select
the resistor and capacitor such that their time constant is
equal to that of the inductor and its DCR:
fLC = 1 2π LC
therefore:
2
2
1
45
1
90
≤ C ≤
L
L 2πfSW
L 2πfSW
R C
=
L
L
DCR
Most 600kHz device POL designs are satisfied using a
capacitor between 100µF to 500µF of ceramic output
capacitance and no additional electrolytic capacitors. The
InTune adaptive compensation permits a large range of
output inductors and capacitors.
Use the typical inductance and DCR values provided
by the inductor manufacturer. The resistor value should
be set to 2kΩ. Use high-accuracy and low-tempco C0G
ceramic capacitors for C . Carefully observe the PCB
L
layout guidelines provided in the data sheet to ensure
the noise and DC errors do not corrupt the differential
current-sense signals seen by DCRP and DCRN. Place
the RC network close to the inductor and Kelvin sense
the voltage across the capacitor.
Input Capacitor Selection
The input filter capacitor reduces peak current drawn from
the power source and reduces noise and voltage ripple
on the input caused by the switching circuitry. The value
of the input capacitor is selected to limit the ripple voltage
(ΔV) as follows:
Maxim Integrated
│ 26
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
The maximum sense voltage produced using lossless
sensing is:
nections to the transistor should be Kelvin sensed. The
device's default temperature-measurement parameters
are designed to be used with a Fairchild MMBT3904.
If another transistor is used, check with the vendor to
get the correct parameters. The default temperature-
coefficient setting is 3800ppm/°C, which is the
thermal coefficient of copper. This value is appropriate
for inductors with copper windings. If a current-sense
resistor is used, the temperature coefficient should
be changed to match the resistor’s value. The default
temperature-measurement parameters can be changed
through the EXT_TEMP_CAL PMBus command.
V
− V = DCR × I
DCRN OUT(MAX)
DCRP
Choose the DCR so the maximum current-sense voltage
is between 10mV and 150mV. A higher current sense volt-
age improves the measurement signal to noise ratio, but
increases power dissipation.
More accurate current sensing can be achieved by sens-
ing across a current-sense resistor placed between the
inductor and the output capacitors. A dedicated current-
sense resistor provides a more accurate resistance and
lower tempco than sensing across the inductor. If using
a current-sense resistor, connect DCRP to the node
between the inductor and the current-sense resistor.
Connect DCRN to the node between the current-sense
resistor and the output capacitors. Be sure to use Kelvin
sensing across the resistor.
Setting Current Limit
The device provides current protection utilizing
inductor DCR current sense or
a current-sense
resistor. The details for selecting the current-sense
elementaredescribedinthepreviousparagraph. Whenthe
measured current equals the IOUT_FAULT_LIMIT, the
device acts on the current faults, as defined by the PMBus
IOUT_OC_FAULT_RESPONSE setting. For the most
accurate current sensing, configure IOUT_CAL_GAIN
through the PMBus to equal the current-sense element.
If only the pin-strapped values of IOUT_CAL_GAIN are
For accurate current sensing, program the device's
IOUT_CAL_GAIN to be equal to the current-sense
element’s resistance. Note that the default IOUT_CAL_
GAIN is set by the pin-strap resistor connected between
ADDR1 and SGND. This default IOUT_CAL_GAIN can
be change through the PMBus. If IOUT_CAL_GAIN is not
configured to match the actual current-sense resistance,
the actual load current is scaled from the measured
current by the ratio of IOUT_CAL_GAIN to DCR. In this
case, the actual load current is:
used, select the R
resistor such that:
ADDR1
IOUT_CAL_GAIN ≥ DCR x I
/8A
OUT(MAX)
Output-Voltage Remote Sensing
The device uses two dedicated inputs (OUTP and OUTN)
for the output differential voltage sensing to reduce the
common-mode noise sensitivity. This sensing circuitry is
part of the feedback loop. The output voltage is connected
to the device directly through these two inputs, without the
need for an external resistive divider. The PCB traces to
I
= READ_IOUT x IOUT_CAL_GAIN/DCR
LOAD
As an example, if IOUT_CAL_GAIN is pin strapped to
10mΩ, the actual inductor DCR is 20mΩ, and a PMBus
READ_IOUT command returns 3A; the actual load
current is 1.5A.
Boost Capacitor
The device uses a bootstrap circuit to generate the nec-
essary gate-to-source voltage to turn on the high-side
MOSFET. The High-Side nMOS is internal to the IC,
therefore the boost capacitor can be fixed for all designs.
The MAX15303 boost capacitor should be a 0.22µF low-
ESR ceramic capacitor.
L
LX
MAX15303
C
L
C
OUT
R
L
Selecting Temperature Measurement
The device's external temperature-sensing transis-
tor should be placed near the current-sense element
(inductor or current sense resistor) so the device can
adjust for variations in resistance versus temperature.
A 100pF capacitor can be placed between TEMPX and
SGND to reduce noise and improve the accuracy of the
temperature measurement. The TEMPX and SGND con-
DCRP
DCRN
Figure 9. Lossless DCR Current Sensing
Maxim Integrated
│
27
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
the OUTP and OUTN pins should be routed as a differen-
tial pair to the desired regulation sense point to minimize
noise induced in the sensed signal. A 100pF-1000pF
capacitor can be placed directly across OUTP to OUTN
to minimize noise.
PMBus Address and Pullup Selection
Select the resistors for ADDR0 and ADDR1 per Table 4a
to set the chosen PMBus address. Note that the ADDR1
resistor also sets the default IOUT_CAL_GAIN. Be sure
there are no other ICs with the same PMBus address.
SDA and SCL are open-collector input/outputs and must
be pulled up to 2.5V or 3.3V. The appropriate pullup-
resistor values and location depend on several system-
level requirements such as how many other devices are
on the bus, the total bus capacitance, the drive strength
of each component on the bus, etc.
BabyBuck Component Selection
The device features an internal DC-DC switching regula-
tor to power internal circuitry and provide the gate-drive
voltage for the external MOSFETs. Competing parts
with internal driver circuits use linear regulators to pro-
vide these voltages, which leads to significant efficiency
loss when operating from an input voltage above ~6V.
The patent-pending BabyBuck circuit improves overall
efficiency in a typical application by more than 1% at full
load and more than 10% in lightly loaded conditions.
Schottky Diode
When the device turns off by immediately stopping the
switching of both top and bottom FETs, the load current
flows through the bottom FET's body diode, pulling the LX
voltage below ground. If turnoff occurs with a high load,
LX goes low enough to inject current into the IC substrate,
potentially causing the IC to reboot. Placing a Schottky
diode between LX and PGND prevents the IC from
rebooting. The diode should have a forward voltage drop
of less than 0.6V at the load's maximum rated current.
Note that no current flows through the diode in normal
operation. The MBR120 has been used for this function.
The BabyBuck uses a tiny (1008 size) low-current
inductor connected across LBI and LBO (Figure 10).
A 10µH inductor with a saturation rating of at least
200mA is recommended for BabyBuck. A 2.2µF ceramic
capacitor should be connected from GDRV to PGND.
For applications where efficiency is not critical, the
inductor can be omitted and the BabyBuck automatically
operates as a linear regulator (Figure 11). In this con-
figuration, bypass GDRV to PGND with a 2.2µF ceramic
capacitor and connect LBI to PWR through a 100kΩ
resistor. PWR should always be bypassed to PGND with
a 1µF ceramic capacitor.
PWR
PWR
100kΩ
PWR LBI
LBO
LBI
LBO
PWR
GDRV
GDRV
BABYBUCK
LDO
MAX15303
BST
MAX15303
BST
PVIN
PVIN
LX
LX
DPWM
DPWM
PGND
PGND
Figure 10. Gate Drivers Powered by Switching Regulator
Figure 11. Gate Drivers Powered by Linear Regulator
Maxim Integrated
│ 28
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
3) Bypass GDRV to PGND, 3P3 to SGND, and 1P8 to
DGND with ceramic decoupling capacitors. Place the
capacitors as close as possible to the pins.
Design Examples
See Table 8 for the component values in the Typical
Operating Circuit. For additional examples and detailed
layout information, refer to the MAX15303 evaluation kit.
4) Minimize the length of the high-current loop from PVIN
to the input capacitor to PGND. This is best achieved
by using two input capacitors and placing them as
shown in the MAX15303 evaluation kit data sheet.
Applications Information
PCB Layout Guidelines
5) Provide enough copper area at and around the LX pin
to the output inductor and on PGND to help remove
power from the internal switching MOSFETs. Maintain
a good balance between the LX copper area for
thermal performance and electromagnetic radiation.
Careful PCB layout is critical to achieve clean and stable
operation. The switching power stage requires particular
attention. The MAX15303 evaluation kit provides a known
working layout. As a summary, follow these guidelines for
best thermal performance and signal integrity:
6) Route high-speed switching nodes (BST and LX) away
from sensitive sense inputs (OUTP, OUTN, DCRP,
DCRN, TEMPX).
1) When using a resistor to set a command value,
connect its return terminal to SGND.
2) Connect the power-ground plane (connected to
PGND), digital return (connected to DGND), and
analog-ground plane (SGND) at one point near the
device.
7) Route the DCRP, DCRN and OUTP, OUTN traces as
differential pairs.
8) Minimize the length of the traces between LX to the
Schottky diode to PGND.
Thermal Layout
Table 8. Typical Component Values
The MAX15303 is available in a small 40-pin, 6mm x
6mm TQFN package with exposed pad to remove heat
from the internal semiconductor junctions. The exposed
pad must be soldered to the copper on the PCB directly
COMPONENT
Input Supply
Output Voltage
APPLICATION 1
12V
3.3V
51.1kΩ
6A
underneath the device package, reducing the θ down
JA
to approximatly 40°C/W. The device shuts down if its
temperature increases beyond +115°C (this threshold can
be changed using a PMBus command). An evaluation kit
is available that demonstrates the recommended layout
practices for the device.
R
SET
Output Current
5.1kΩ for PMBus 0x30 and
IOUT_CAL_GAIN = 4mΩ
R
ADDR1
ADDR0
R
44.2kΩ for PMBus address 0x30
Switching Frequency
600kHz
R
SYNC
12.7kΩ
Inductor L1
1.8μH, 4mΩ, Würth 7447798180
10μH, Würth 74479889310,
10μH, TDK NLCV25T-100K
Inductor L2
R
C
2kΩ
L
0.22μF
L
Output Capacitance
Input Capacitance
2 x 100μF, X5R, 1206, 6.3V
3 x 47μF, X5R, 1210, 16V
Maxim Integrated
│ 29
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Typical Operating Circuit
L2
V
IN
LB0
LBI
PWR
PVIN
2kΩ
2kΩ
EN
INSNS
PG
C
IN
SYNC
SCL
SDA
BST
LX
L1
0.22µF
C
OUT
V
OUT
R
L
SALRT
LXSNS
C
L
MAX15303
MBR120
3P3
4.7µF
1P8
10µF
GDRV
2.2µF
TEMPX
ADDR0
ADDR1
DCRP
DCRN
OUTP
OUTN
SET
CIO
2N3904
R
R
R
R
CIO
100pF
ADDR0
ADDR1
SET
DGND SGND
PGND
Maxim Integrated
│ 30
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Ordering Information
PART
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
PIN-PACKAGE
40 TQFN-EP*
40 TQFN-EP*
FIRMWARE
4196
MAX15303AA00+CM
MAX15303AA00+TCM
4196
+Denotes lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
T = Tape and reel.
Package Information
For the latest package outline information and land patterns
(footprints), go to www.maximintegrated.com/packages. Note
that a “+”, “#”, or “-” in the package code indicates RoHS status
only. Package drawings may show a different suffix character, but
the drawing pertains to the package regardless of RoHS status.
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
40 TQFN-EP
T4066M-5
21-0141
90-0055
Maxim Integrated
│ 31
www.maximintegrated.com
MAX15303
6A Digital PoL DC-DC Converter with
InTune Automatic Compensation
Revision History
REVISION REVISION
PAGES
CHANGED
DESCRIPTION
NUMBER
DATE
0
1
3/14
Initial release
—
1
1/15
Updated Benefits and Features section
Updated Absolute Maximum Ratings and LX row in Pin Description table; added
Schottky Diode section, reference design to Typical Operating Circuit, and tape-and-
reel package to Ordering Information table
2
9/15
2, 10, 28–31
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
©
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.
2015 Maxim Integrated Products, Inc.
│ 32
相关型号：
©2020 ICPDF网 联系我们和版权申明