MAX3968C [MAXIM]
+3.0V to +5.5V, 125Mbps to 266Mbps Limiting Amplifiers with Loss-of-Signal Detector; + 3.0V至+ 5.5V ， 125Mbps至266Mbps限幅放大器与丢失的信号检测器
| 型号： | MAX3968C |
| 厂家： | 
MAXIM INTEGRATED PRODUCTS |
| 描述： | +3.0V to +5.5V, 125Mbps to 266Mbps Limiting Amplifiers with Loss-of-Signal Detector |
| 文件： | 总12页 (文件大小：808K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
19-1314; Rev 3; 9/04
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
General Description
Features
The MAX3969 is a recommended upgrade for the
MAX3964, MAX3965, and MAX3968. The MAX3964A lim-
♦ Single Supply: +3.0V to +5.5V
♦ 2mV Input Sensitivity
P-P
iting amplifier, with 2mV
input sensitivity and PECL
P-P
♦ 1.2ns Output Edge Speed
data outputs, is ideal for low-cost ATM, FDDI, and Fast
Ethernet fiber optic applications.
♦ Loss-of-Signal Detector with Programmable
Threshold
♦ Analog Received-Signal-Strength Indicator
The MAX3964A features an integrated power detector
that senses the input-signal power. It provides a
received-signal-strength indicator (RSSI), which is an
analog indication of the power level and complementary
PECL loss-of-signal (LOS) outputs, which indicate when
the power level drops below a programmable threshold.
The threshold can be adjusted to detect signal ampli-
♦ Output Squelch Function
♦ Choice of TTL or PECL LOS Outputs
♦ Compatible with 4B/5B Data Coding
tudes as low as 2.7mV . An optional squelch function
P-P
disables switching of the data outputs by holding them at
a known state during an LOS condition.
The MAX3965 provides the same functionality, but offers
TTL-compatible LOS outputs. The MAX3968 provides the
same functionality as the MAX3964A, but has data-output
edge speed suitable for ESCON and 266Mbps fibre
channel applications.
The MAX3964A/MAX3965/MAX3968 are available in die
form, as tested wafers, and in 20-pin QSOP packages.
The MAX3964AETP is available in a 20-pin thin QFN
package.
Ordering Information
PART
TEMP RANGE
0oC to +70oC
0oC to +70oC
0oC to +70oC
-40oC to +85oC
-40oC to +85oC
0oC to +70oC
0oC to +70oC
0oC to +70oC
0oC to +70oC
0oC to +70oC
0oC to +70oC
PIN-PACKAGE
MAX3964CEP
MAX3964C/D
MAX3964C/DW
MAX3964AETP
MAX3964AC/D
MAX3965CEP
MAX3965C/D
MAX3965C/DW
MAX3968CEP
MAX3968C/D
MAX3968C/DW
20 QSOP
Dice*
Wafers*
20 Thin QFN**
Dice*
20 QSOP
Dice*
Wafers*
20 QSOP
Dice*
Applications
125Mbps FDDI Receivers
155Mbps LAN ATM Receivers
Fast Ethernet Receivers
ESCON Receivers
Wafers*
*Dice and wafers are designed to operate over a 0°C to +100°C
junction temperature (Tj) range, but are tested and guaranteed
155Mbps FTTx Receivers
only at T = +25°C.
A
Pin Configurations appear at end of data sheet.
Selector Guide appears at end of data sheet.
**Package Code: T2044-1
Typical Operating Circuit
C
27nF
AZ
V
CC
CZP
V
CC
LOS TERMINATIONS
ARE USED ONLY
FOR THE MAX3964
AND MAX3968
CZN
FILTER
10nF
10nF
RSSI
V
CC
FILTER
SQUELCH
LOS+
V
CC0
V
CC
V
CC
C
10nF
IN
LOS-
MAX3964A
50Ω
50Ω
PHOTODIODE
MAX3965
MAX3968
155Mbps
TIA
OUT-
OUT-
OUT+
IN-
IN+
OUT+
SUB*
GND
50Ω
C
10nF
IN
IN
50Ω
GND
GNDO
INV
V
R1
≥100k
TH
(MAX3965 ONLY)
V
CC
- 2V
*PIN NOT AVAILABLE ON MAX3964AETP.
R2
________________________________________________________________ Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
ABSOLUTE MAXIMUM RATINGS
(SUB, GND, GNDO tied to ground)
, V
Continuous Power Dissipation (T = +70°C)
A
20-Lead Thin QFN
V
.............................................................-0.5V to +7.0V
CC CCO
FILTER, RSSI, IN+, IN-, CZP, CZN, SQUELCH,
LOS+, LOS-, INV, VTH, OUT+, OUT- ......-0.5V to (V
PECL Output Current (OUT+, OUT-, LOS+, LOS-) ............50mA
Differential Voltage Between CZP and CZN..........-1.5V to +1.5V
Differential Voltage Between IN+ and IN- .............-1.5V to +1.5V
(derate 16.9mW/°C above +70°C)..........................1349mW
20-Pin QSOP (derate 6.7mW/°C above +70°C)...........500mW
Operating Temperature Range ...........................-40°C to +85°C
Operating Junction Temperature Range (die).....-40°C to +150°C
Processing Temperature (die) ........................................+400°C
Storage Temperature Range .......................... -65°C to +160°C
Lead Temperature (soldering, 10s) ................................+300°C
+ 0.5V)
CC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS—MAX3964ACEP/MAX3965CEP/MAX3968CEP
(V
are at V
= +3.0V to +5.5V, PECL outputs terminated with 50Ω to (V
- 2V), T = 0°C to +70°C, unless otherwise noted. Typical values
CC
A
CC
= +3.3V and T = +25°C.) (Note 1)
CC
A
PARAMETER
SYMBOL
CONDITIONS
PECL outputs open
Input = 3.3mV to 90mV
MIN
TYP
22
5
MAX
40
UNITS
mA
dB
Supply Current
I
CC
LOS Hysteresis
(Note 2)
P-P
3.8
8.0
P-P
SQUELCH Input Current
PECL Output Voltage High
PECL Output Voltage Low
PECL LOS Output Voltage High
PECL LOS Output Voltage Low
LOS Assert Accuracy
Minimum LOS Assert Input
Maximum LOS Deassert Input
Input Sensitivity
V
= V , T = +25°C
27
100
µA
SQUELCH
CC
A
(Note 3)
-1025
-1810
-1035
-1810
-2.5
-880
-1620
-880
-1620
+2.5
2.7
mV
mV
mV
mV
dB
(Note 3)
(Note 3)
(Note 3)
Input = 7mV
or 90mV
P-P
P-P
mV
mV
mV
P-P
P-P
P-P
143
2.0
1.2
3.3
Input Overload
1.5
0.92
0.4
V
P-P
20% to 80% transition time,
MAX3964A/MAX3965
2.20
Output Transition Time
t , t
ns
r
f
MAX3968
(Note 4)
0.8
50
1.2
Pulse-Width Distortion
TTL Output High
TTL Output Low
200
ps
V
I
I
= -200µA
= 200µA
2.4
0
3.1
0.3
V
CC
OH
OL
0.4
V
2
_______________________________________________________________________________________
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
ELECTRICAL CHARACTERISTICS—MAX3964AETP
(V
= +3.0V to +5.5V, PECL outputs terminated with 50Ω to (V
- 2V), T = -40°C to +85°C. Typical values measured at V
=
CC
CC
A
CC
+3.3V and T = +25°C, unless otherwise noted.)
A
PARAMETER
Supply Current
SYMBOL
CONDITIONS
PECL outputs open
MIN
TYP
22
5
MAX
45
UNITS
mA
dB
µA
I
CC
LOS Hysteresis
Input = 4.0mV
(Note 2)
3.0
8.0
P-P
SQUELCH Input Current
PECL Output Voltage High
PECL Output Voltage Low
27
100
(Note 3)
(Note 3)
-1.085
-1.830
-3
-0.880
-1.550
+3
V
V
Input = 7mV
Input = 7mV
or 90mV , 0°C to +85°C
P-P
P-P
LOS Assert Accuracy
dB
or 90mV , -40°C to 0°C
-3.6
+3.6
2.7
P-P
P-P
Minimum LOS Assert Input
Maximum LOS Deassert Input
Input Sensitivity
mV
mV
mV
P-P
P-P
P-P
143
1.5
2
4
Input Overload
V
P-P
Output Transition Time
Pulse-Width Distortion
t , t
20% to 80%
(Note 4)
1.6
50
2.4
ns
ps
r
f
250
P-P
Note 1: Dice are tested and guaranteed at T = +25°C only.
A
Note 2: LOS hysteresis = 20log(V
/ V
).
LOS-DEASSERT
LOS-ASSERT
Note 3: Voltage measurements are relative to supply voltage (V ).
CC
Note 4: PWD = [(width of wider pulse) - (width of narrower pulse)] / 2, measured with 100Mbps 1-0 pattern.
Typical Operating Characteristics
(MAX3964A EV kit, V
= +3.3V, decibels (dB) calculated as 20 log ∆V, PECL outputs terminated with 50Ω to (V
- 2V), T = +25°C,
CC
CC A
unless otherwise noted.)
PULSE-WIDTH DISTORTION
vs. INPUT AMPLITUDE
RSSI VOLTAGE vs. INPUT AMPLITUDE
RSSI VOLTAGE vs. TEMPERATURE
3.00
2.3
100
90
80
70
60
50
40
30
23 -
INPUT PATTERN IS 2 1 PRBS
2.2
2.1
2.0
1.9
1.8
1.7
INPUT = 100mV
2.50
2.00
1.50
1.00
LOS DEASSERTED
LOS ASSERTED
INPUT = 10mV
INPUT = 5mV
1.6
1.5
1
10
100
1k
1
10
100
1k
10k
-40 -20
0
20
40
60
80 100
INPUT AMPLITUDE (mV)
INPUT AMPLITUDE (mV
)
P-P
TEMPERATURE (°C)
_______________________________________________________________________________________
3
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
Typical Operating Characteristics (continued)
(MAX3964A EV kit, V = +3.3V, decibels (dB) calculated as 20 log ∆V, PECL outputs terminated with 50Ω to (V - 2V), T = +25°C,
CC
CC
A
unless otherwise noted.)
DATA OUTPUT EDGE SPEED
(20% to 80%) vs. TEMPERATURE
OUTPUT AMPLITUDE vs. INPUT VOLTAGE
(DIFFERENTIAL SIGNAL LEVELS)
3.0
2.4
1.8
1.2
0.6
0
1600
1400
1200
1000
800
MAX3964A/MAX3965
MAX3968
600
-50
-25
0
25
50
75
100
0.1
1
10
100
1k
10k
TEMPERATURE (°C)
INPUT VOLTAGE (mV)
MAX3964A/MAX3965
EYE DIAGRAM (INPUT = 3.3mV)
LOS OPERATION WITH SQUELCH
DATA
INPUT
200mV/div
DATA
OUTPUT
LOS+
10µs/div
1ns/div
4
_______________________________________________________________________________________
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
Pin Description
PIN
NAME
FUNCTION
THIN
QFN
QSOP
Squelch Input. The squelch function disables the data outputs by forcing OUT- low and OUT+
high during a loss-of-signal condition. Connect to GND or leave unconnected to disable.
Connect to V to enable squelching.
CC
19
20
1
SQUELCH
Output of Internal Op Amp that Sets Loss-of-Signal Threshold Voltage (Figure 1). Connect a
V
TH
resistor from V to INV and from INV to ground (minimum resistance 100kΩ) to program the
2
3
TH
desired threshold voltage.
Inverting Input of Internal Op Amp that Sets Loss-of-Signal Threshold Voltage (Figure 1).
Connect a resistor from V to INV and from INV to ground (minimum resistance 100kΩ) to
1
INV
TH
program the desired threshold voltage.
Filter Output of Full-Wave Logarithmic Detectors (FWDs). The FWD outputs are summed
together at FILTER to generate the received-signal-strength indicator (RSSI). Connect a
4
5
2
3
FILTER
RSSI
capacitor from FILTER to V
for proper operation.
CC
Received-Signal-Strength Indicator Output. The analog DC voltage at RSSI indicates the input
signal power. The RSSI output is reduced approximately 120mV when LOS+ is asserted.
6
7
4
5
IN-
IN+
Inverting Data Input
Noninverting Data Input
Substrate. Connect to ground.
Ground
8
—
SUB
GND
9, 10
6, 7, 8
Auto-Zero Capacitor Input. Connect a capacitor between CZP and CZN to determine the offset-
correction-loop bandwidth.
11
12
13
9
CZP
CZN
Auto-Zero Capacitor Input. Connect a capacitor between CZP and CZN to determine the offset-
correction-loop bandwidth.
10
11
Output Buffer Supply Voltage. Connect to the same potential as V , but filter V
CC
and V
CC
CCO
V
CCO
separately.
14
15
12
13
OUT+
OUT-
Noninverting PECL Data Output. Terminate with 50Ω to (V
- 2V).
CC
Inverting PECL Data Output. Terminate with 50Ω to (V
- 2V).
CC
Inverting Loss-of-Signal Output. LOS- is asserted low when input power drops below the LOS
threshold. For the MAX3964A/MAX3968, this pin is PECL compatible and should be terminated
16
14
LOS-
with 50Ω to (V
- 2V). For the MAX3965, this output is TTL compatible and does not require
CC
termination.
Noninverting Loss-of-Signal Output. LOS+ is asserted high when input power drops below the
LOS threshold. For the MAX3964A/MAX3968, this pin is PECL compatible and should be
17
18
15
16
LOS+
terminated with 50Ω to (V
- 2V). For the MAX3965, this output is TTL compatible and does not
CC
require termination.
V
MAX3964A/MAX3968: This pin can be left open or connected to the positive supply.
MAX3965: This pin must be connected to ground.
CCO
GNDO
19, 20
—
17, 18
EP
V
+3.0V to +5.5V Supply Voltage
CC
Exposed
Pad
Connect the exposed pad to board ground for optional electrical and thermal performance.
_______________________________________________________________________________________
5
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
C
AZ
V
CC
V
CCO
CZP
CZN
OFFSET
CORRECTION
I
I
LIMITER
LIMITER
LIMITER
LIMITER
OUT+/OUT-
SQUELCH
O
IN+/IN-
LOS+
FWD
FWD
FWD
FWD
RSSI
FILTER
LOS+/LOS-
1.2V
REFERENCE
C
FILTER
MAX3964A
MAX3965
MAX3968
LOS
COMPARATOR
V
CC
VTR
INV
SUB
GND
GNDO
(MAX3965 ONLY)
R1
R2
FWD = FULL-WAVE DETECTOR
Figure 1. Functional Diagram
This relation translates to a 25mV increase in V
for
RSSI
Detailed Description
every 1dB increase in V (25mV/dB). The RSSI output is
IN
The MAX3964A contains a series of limiting amplifiers
and power detectors, offset correction, data-squelch
circuitry, and PECL output buffers for data and loss-of-
signal (LOS) outputs. The MAX3965 is functionally the
same, but it provides TTL buffers on the LOS outputs.
The MAX3968 provides PECL LOS outputs with data
outputs suitable for 266Mbps. Figure 1 shows a func-
tional diagram of the MAX3964A/MAX3965/MAX3968.
reduced approximately 120mV when LOS+ is asserted.
PECL Outputs
The data outputs (OUT+, OUT-) and the MAX3964A/
MAX3968 loss-of-signal outputs (LOS+, LOS-) are sup-
ply-referenced PECL outputs. Standard PECL termina-
tion at each output of 50Ω to (V
- 2V) is recommended
CC
for best performance.
Limiting Amplifiers
A series of four limiting amplifiers provides gain of
approximately 65dB.
TTL Outputs
The MAX3965 LOS outputs (LOS+, LOS-) are imple-
mented with open-collector Schottky-clamped TTL-
compatible outputs. The LOS outputs are pulled to V
CC
Power Detector
Each amplifier stage contains a full-wave logarithmic
detector (FWD), which indicates the RMS input signal
power. The FWD outputs are summed together at the
FILTER pin where the signal is filtered by an external
capacitor (CFILTER) connected between FILTER and
internally with 2kΩ resistors and do not require external
pullup resistors.
Input Offset Correction
A low-frequency feedback loop around the limiting
amplifier improves receiver sensitivity and powerdetec-
tor accuracy. The offset-correction loop’s bandwidth is
determined by an external capacitor (CAZ) connected
between the CZP and CZN pins.
V
. The FILTER signal generates the RSSI output volt-
CC
age, which is proportional to the input power in deci-
bels. When LOS+ is low, V
following equation:
is approximated by the
RSSI
The offset correction is optimized for data streams with
a 50% duty cycle. A different average duty cycle
results in increased pulse-width distortion and loss of
V
(V) = 1.2V + 0.5log (V )
IN
RSSI
where V is measured in mV
.
P-P
IN
6
_______________________________________________________________________________________
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
sensitivity. The offset-correction circuitry is less sensi-
Applications Information
tive to variations of input duty cycle (for example, the
Program the LOS Threshold
40% to 60% duty cycle encountered in 4B/5B coding)
Figure 2 provides information for selecting the LOS
when the input is less than 30mV
.
P-P
threshold voltage (V ). If R1 is 100kΩ and if the
TH
Loss-of-Signal Comparator
The LOS comparator indicates when the input signal
power is below the programmed LOS threshold. To
ensure supply and temperature independence, VTH is
generated by a 1.2V bandgap reference. The op amp’s
external gain-setting resistors (R1 and R2) can be
responsivities of the photodiode and preamplifier are
known, then the value of R2 can be selected from
Figure 2 to provide LOS assert at the desired input
power.
Select Capacitors
A typical MAX3964A/MAX3965/MAX3968 implementa-
chosen to set V
between 1.2V and 2.4V. To ensure
TH
tion requires four external capacitors (C , C
,
FILTER
AZ
chatter-free operation, the LOS comparator is designed
with approximately 5dB of hysteresis.
and two input coupling capacitors). For all applications
up to 266Mbps, Maxim recommends the following:
Squelch
The squelch function disables the data outputs by forc-
ing OUT- low and OUT+ high during a LOS condition.
This function ensures that when there is a loss of sig-
nal, the limiting amplifier (and all downstream devices)
does not respond to input noise or corrupt data.
Connect SQUELCH to GND or leave it unconnected to
C
= 27nF
AZ
C
= 10nF
FILTER
C
= 10nF
IN
Wire Bonding
For high-current density and reliable operation, the
MAX3964A series uses gold metalization. Diepad size
is 4mils square with a 6mil pitch. Die thickness is
15mils.
disable squelch. Connect SQUELCH to V
data squelching.
to enable
CC
Selector Guide
120
PART
MAX3964A*
MAX3965
DATA RATE (Mbps)
125 to 155
LOS OUTPUTS
PECL
200kV/W
100
125 to 155
TTL
MAX3968
125 to 266
PECL
80
*The MAX3964A is functionally equivalent to MAX3964, but offers
slightly improved ESD tolerance. The MAX3969 is a recommend-
ed upgrade for the MAX3964, MAX3964A, MAX3965, and
MAX3968.
100kV/W
60
40
20
0
30kV/W
20kV/W
15kV/W
10kV/W
-34
-40
-38
-36
-32
-30
-28
-26
OPTICAL INPUT POWER AT LOS ASSERT (dBm)
Figure 2. LOS Assert Programming Resistor vs. LOS Assert
Power (for Various PIN-TIA Gains )
_______________________________________________________________________________________
7
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
Pin Configurations
TOP VIEW
V
V
1
2
V
V
V
1
2
SQUELCH
VTH
20
19
18
17
16
15
CC
CC
20
19
18
17
16
15
SQUELCH
VTH
CC
CC
INV
3
GNDO
LOS+
LOS-
OUT-
INV
3
CCO
FILTER
4
FILTER
4
LOS+
LOS-
OUT-
MAX3965
MAX3964A
MAX3968
5
RSSI
IN-
5
RSSI
IN-
6
6
7
14 OUT+
IN+
7
14 OUT+
IN+
SUB
8
13
12
11
V
SUB
8
13
12
11
V
CCO
CCO
CZN
CZP
9
CZN
CZP
GND
GND
9
GND
GND
10
10
QSOP
QSOP
TOP VIEW
INV
1
15 LOS+
14 LOS-
13 OUT-
12 OUT+
FILTER
RSSI
IN-
2
3
4
5
MAX3964AETP
11
V
CCO
IN+
THIN QFN
8
_______________________________________________________________________________________
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
Chip Topographies
MAX3964A
MAX3968
MAX3965
SQUELCH
SQUELCH
V
V
CC
V
CC0
CC
V
GNDO
V
CC
V
V
CC
TH
TH
LOS+
LOS-
LOS+
LOS-
INV
INV
FILTER
RSSI
IN-
FILTER
RSSI
0.047"
(1.19mm)
0.047"
(1.19mm)
OUT-
OUT+
OUT-
OUT+
IN-
IN+
IN+
V
V
CCO
CCO
GND
CZP
GND
CZP
SUB
GND
0.057"
(1.45mm)
CZN
SUB
GND
0.057"
(1.45mm)
CZN
TRANSISTOR COUNT: 915
SUBSTRATE CONNECTED TO SUB
SUB CONNECTED TO GND ON MAX3964AETP
_______________________________________________________________________________________
9
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH
1
21-0055
E
1
10 ______________________________________________________________________________________
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
PACKAGE OUTLINE
12, 16, 20, 24L THIN QFN, 4x4x0.8mm
1
C
21-0139
2
______________________________________________________________________________________ 11
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
PACKAGE OUTLINE
12, 16, 20, 24L THIN QFN, 4x4x0.8mm
2
C
21-0139
2
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
12 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
© 2004 Maxim Integrated Products
Printed USA
is a registered trademark of Maxim Integrated Products.
相关型号：
MAX3968C/D
+3.0V to +5.5V, 125Mbps to 266Mbps Limiting Amplifiers with Loss-of-Signal Detector
MAXIM
MAX3968C/DW
+3.0V to +5.5V, 125Mbps to 266Mbps Limiting Amplifiers with Loss-of-Signal Detector
MAXIM
MAX3968CDW
+3.0V to +5.5V, 125Mbps to 266Mbps Limiting Amplifiers with Loss-of-Signal Detector
MAXIM
MAX3969ETP+T
Support Circuit, 1-Func, Bipolar, 4 X 4 MM, 0.80 MM HEIGHT, MO-220WGGD-1, TQFN-20
MAXIM
©2020 ICPDF网 联系我们和版权申明