MAX98358ETE [MAXIM]

PDM Input Class D Audio Power Amplifier;
MAX98358ETE
型号: MAX98358ETE
厂家: MAXIM INTEGRATED PRODUCTS    MAXIM INTEGRATED PRODUCTS
描述:

PDM Input Class D Audio Power Amplifier

光电二极管
文件: 总28页 (文件大小:1878K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
EVALUATION KIT AVAILABLE  
Click here for production status of specific part numbers.  
MAX98358  
PDM Input Class D Audio Power Amplifier  
General Description  
Features  
Single-Supply Operation (2.5V to 5.5V)  
The MAX98358 is a digital pulse-density modulated  
(PDM) input Class D power amplifier that provides Class  
AB audio performance with Class D efficiency. This IC  
offers five selectable gain settings (3dB, 6dB, 9dB, 12dB,  
and 15dB) set by a single gain-select input (GAIN). The IC  
can be configured to produce a left channel, right channel,  
or (left/2 + right/2) output from the stereo input data.  
● 3.2W Output Power into 4Ω at 5V  
1.8mA Quiescent Current (V  
= 3.7V)  
= 1.5W)  
DD  
OUT  
92% Efficiency (R = 8Ω, P  
L
29µV  
Output Noise (A = 6dB)  
V
RMS  
Low 0.013% THD+N at 1kHz  
The MAX98358 takes a stereo pulse density modulated  
(SPDM) input signal directly into the DAC. Data on the  
rising edge of PDM_CLK is considered left-channel data  
while data on the falling PDM_CLK edge is right channel.  
A mono sum feature is also implemented with SPDM data  
input by summing the data from both rising and falling  
clock edges.  
Supported PDM_CLK Rates of 1.84MHz–4.32MHz  
and 5.28MHz–8.64MHz  
Supports Left, Right, or Left/2 + Right/2 Outputs  
Sophisticated Edge Rate Control Enables Filterless  
Class D Outputs  
77dB PSRR at 217Hz  
Active emissions-limiting, edge-rate limiting, and over-  
shoot control circuitry greatly reduce EMI. A filterless  
spread-spectrum modulation scheme eliminates the need  
for output filtering found in traditional Class D devices and  
reduces the component count of the solution.  
Low RF Susceptibility Rejects TDMA  
Noise from GSM Radios  
Extensive Click-and-Pop Reduction Circuitry  
Robust Short-Circuit and Thermal Protection  
The IC is available in 9-pin WLP (1.345mm x 1.435mm  
x 0.64mm) and 16-pin TQFN (3mm x 3mm x 0.75mm)  
packages and is specified over the -40°C to +85°C tem-  
perature range.  
Available in Space-Saving Packages:  
1.345mm x 1.435mm WLP (0.4mm Pitch)  
3mm x 3mm TQFN  
Applications  
Notebook and Netbook Computers  
Simplified Block Diagram  
Cellular Phones  
Tablets  
Portable Media Players  
SHUTDOWN  
AND  
CHANNEL  
SELECT  
GAIN  
CONTROL  
MAX98358  
Ordering Information and Functional Diagram appears at  
end of data sheet.  
CLASS D  
OUTPUT  
STAGE  
DIGITAL  
AUDIO  
INTERFACE  
PDM  
INPUT  
DAC  
19-6786; Rev 6; 10/19  
MAX98358  
PDM Input Class D Audio Power Amplifier  
TABLE OF CONTENTS  
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Simplified Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
Speaker Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8  
Bump/Pin Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Bump/Pin Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Detailed Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Digital Audio Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Supported PDM_CLK Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
PDM_CLK Jitter Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
PDM Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Standby Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
S D_M O D E Pin and Shutdown Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Class D Speaker Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Ultra-Low EMI Filterless Output Stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Speaker Current Limit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Gain Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Click-and-Pop Suppression . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Filterless Class D Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22  
Power-Supply Input. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22  
Layout and Grounding. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22  
WLP Applications Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22  
Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23  
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23  
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24  
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27  
Maxim Integrated  
2  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
LIST OF FIGURES  
Figure 1. PDM Audio Interface Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
Figure 2. PDM Digital Audio Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Figure 3. SD_MODE Resistor Connection Using Open-Drain Driver. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19  
Figure 4. SD_MODE Resistor Connection Using Push-Pull Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19  
Figure 5. EMI with 12in of Speaker Cable and No Output Filtering. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19  
Figure 6. Left-Channel Operation with 6dB Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20  
Figure 8. Right-Channel Operation with 6dB Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20  
Figure 7. Left-Channel Operation with 12dB Gain. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20  
Figure 9. Stereo Operation Using Two MAX98358s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21  
Figure 10. Monomix (Left/2 + Right/2) PDM Operation with 6dB Gain. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22  
Figure 11. MAX98358 WLP Ball Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22  
LIST OF TABLES  
Table 1. PDM_CLK Channel Select. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Table 2. PDM_CLK Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Table 3. Calculated PDM_CLK Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Table 4. RMS Jitter Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Table 5. SD_MODE Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Table 6. Examples of SD_MODE Pullup Resistor Values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Table 7. Gain Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Maxim Integrated  
3  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Absolute Maximum Ratings  
V
, PDM_CLK and PDM_DATA to GND ..............-0.3V to +6V  
Continuous Power Dissipation ..............................(T = +70°C)  
A
DD  
All Other Pins to GND.............................. -0.3V to (V  
+ 0.3V)  
WLP (derate 13.7mW/°C above +70°C)....................1096mW  
TQFN (derate 20.8mW/°C above +70°C)..................1666mW  
Junction Temperature......................................................+150°C  
Operating Temperature Range........................... -40°C to +85°C  
Storage Temperature Range............................ -65°C to +150°C  
Soldering Temperature (reflow).......................................+260°C  
Lead Temperature (soldering, 10s, TQFN) .....................+300°C  
DD  
Continuous Current In/Out of V /GND/OUT_..................±1.6A  
DD  
Continuous Input Current (all other pins).........................±20mA  
Duration of OUT_ Short Circuit to GND or V …....Continuous  
DD  
Duration of OUTP Short to OUTN.............................Continuous  
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these  
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect  
device reliability.  
(Note 1)  
Package Thermal Characteristics  
WLP  
TQFN  
Junction-to-Ambient Thermal Resistance (θ ) ..........48°C/W  
Junction-to-Ambient Thermal Resistance (θ ) ..........73°C/W  
JA  
JA  
Junction-to-Case Thermal Resistance (θ )...............50°C/W  
Junction-to-Case Thermal Resistance (θ ).................7°C/W  
JC  
JC  
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer  
board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.  
Electrical Characteristics  
(V  
= 5V, V  
= 0V, GAIN = V  
(+6dB). PDM_CLK = 3.072MHz, speaker loads (Z  
) connected between OUTP and OUTN,  
SPK  
DD  
GND  
DD  
Z
= ∞, T = T  
to T  
, unless otherwise noted. Typical values are at T = +25°C.) (Note 2)  
MAX A  
SPK  
A
MIN  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
2.5  
TYP  
MAX  
5.5  
2.3  
2.7  
2.2  
2
UNITS  
Supply Voltage Range  
Undervoltage Lockout  
V
Guaranteed by PSSR test  
V
V
DD  
UVLO  
1.4  
1.8  
2.2  
1.8  
0.6  
T
T
= +25°C  
A
Quiescent Current  
Shutdown Current  
Standby Current  
I
mA  
µA  
µA  
DD  
= +25°C, V  
= 3.7V  
A
DD  
I
SD_MODE = 0V, T = +25°C  
SHDN  
A
SD_MODE = 1.8V, no PDM_CLK,  
I
340  
400  
STNDBY  
T
= +25°C  
A
Time from receipt of first clock cycle to full  
operation  
Turn-On Time  
t
0.6  
±0.3  
-72  
0.7  
ms  
ON  
Output Offset Voltage  
V
T
= +25°C, gain = 15dB  
±2.5  
mV  
OS  
A
Peak voltage, T  
=
Into shutdown  
A
+25°C, A-weighted,  
32 samples per  
second (Note 3)  
Click-and-Pop Level  
K
dBV  
dB  
CP  
Out of shutdown  
-66  
V
= 2.5V to 5.5V, T = +25°C  
60  
75  
77  
DD  
A
f = 217Hz,  
Power-Supply Rejection Ratio  
PSRR  
200mV  
P-P  
ripple  
ripple  
T
= +25°C  
A
(Notes 3, 4)  
f = 10kHz,  
60  
200mV  
P-P  
Maxim Integrated  
4  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Electrical Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = V  
(+6dB). PDM_CLK = 3.072MHz, speaker loads (Z  
) connected between OUTP and OUTN,  
SPK  
DD  
GND  
DD  
Z
= ∞, T = T  
to T  
, unless otherwise noted. Typical values are at T = +25°C.) (Note 2)  
MAX A  
SPK  
A
MIN  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
TYP  
3.2  
MAX  
UNITS  
Z
Z
Z
= 4Ω + 33µH  
= 8Ω + 68µH  
SPK  
SPK  
SPK  
1.8  
THD+N 10%  
THD+N = 1%  
= 8Ω + 68µH,  
0.93  
V
= 3.7V  
DD  
Output Power (Note 3)  
P
W
OUT  
Z
Z
Z
= 4Ω + 33µH  
= 8Ω + 68µH  
2.5  
1.4  
SPK  
SPK  
SPK  
= 8+ 68µH,  
0.77  
0.02  
0.02  
0.013  
99  
V
= 3.7V  
DD  
f = 1kHz, P  
= 1W, T = +25°C,  
A
= 4Ω + 33µH (WLP)  
OUT  
0.06  
Z
SPK  
Total Harmonic Distortion +  
Noise  
f = 1kHz, P  
= 1W, T = +25°C,  
OUT A  
THD+N  
DR  
%
Z
= 4Ω + 33µH (TQFN)  
SPK  
f = 1kHz, P  
= 0.5W, T = +25°C,  
A
OUT  
Z
= 8Ω + 68FH  
SPK  
A-weighted, PDM_CLK = 6.144MHz,  
= 2.54V  
Dynamic Range  
Output Noise  
dB  
V
RMS  
V
A-weighted (Note 4)  
GAIN = GND through 100kΩ  
GAIN = GND  
29  
15  
12  
9
µV  
RMS  
N
14.4  
11.4  
8.4  
15.6  
12.6  
9.6  
Gain (Relative to a 2.1dBV  
Reference Level)  
A
GAIN = unconnected  
dB  
V
GAIN = V  
5.4  
6
6.6  
DD  
DD  
GAIN = V  
through 100kΩ  
2.4  
3
3.6  
Current Limit  
I
2.8  
A
LIM  
h
Z
= 8Ω + 68µH, THD+N = 10%,  
SPK  
Efficiency  
92  
%
f = 1kHz, gain = 12dB  
DAC Gain Error  
1
%
Frequency Response  
±0.5  
330  
±20  
dB  
Class D Oscillator Frequency  
Spread-Spectrum Bandwidth  
DIGITAL AUDIO INTERFACE  
f
kHz  
kHz  
OSC  
PDM_CLK High Frequency  
Range  
f
5.28  
1.84  
8.64  
4.32  
MHz  
MHz  
CLKH  
PDM_CLK Low Frequency  
Range  
f
CLKL  
PDM_CLK High Time  
PDM_CLK Low Time  
t
40  
40  
ns  
ns  
PDM_CLKH  
t
PDM_CLKL  
Maximum Low-Frequency  
PDM_CLK Jitter  
RMS jitter below 40kHz  
RMS jitter above 40kHz  
0.5  
12  
ns  
ns  
Maximum Low-Frequency  
PDM_CLK Jitter  
Maxim Integrated  
5  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Electrical Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = V  
(+6dB). PDM_CLK = 3.072MHz, speaker loads (Z  
) connected between OUTP and OUTN,  
SPK  
DD  
GND  
DD  
Z
= ∞, T = T  
to T  
, unless otherwise noted. Typical values are at T = +25°C.) (Note 2)  
MAX A  
SPK  
A
MIN  
PARAMETER  
SYMBOL  
CONDITIONS  
Digital audio inputs  
Digital audio inputs  
= 0V, V = 5.5V, T = +25°C  
MIN  
TYP  
MAX  
UNITS  
V
Input High Voltage  
Input Low Voltage  
Input Leakage Current  
Input Capacitance  
V
1.3  
IH  
V
0.6  
+1  
V
IL  
I
, I  
V
-1  
µA  
pF  
IH IL  
IN  
DD  
A
C
3
IN  
Maximum  
Minimum  
75  
25  
PDM Ones Density  
%
PDM_DATA to PDM_CLK  
Setup Time  
t
10  
10  
SETUP  
ns  
PDM_DATA to PDM_CLK  
Hold Time  
t
HOLD  
SD_MODE COMPARATOR TRIP POINTS  
B0  
B1  
B2  
0.08  
0.65  
1.245  
92  
0.16  
0.77  
1.4  
0.355  
0.825  
1.5  
See SD_MODE and shutdown operation  
for details  
V
SD_MODE Pulldown Resistor  
R
100  
108  
kΩ  
PD  
GAIN COMPARATOR TRIP POINTS  
0.65 x  
0.85 x  
A
A
A
A
A
= 3dB gain  
= 6dB gain  
= 9dB gain  
= 12dB gain  
= 15dB gain  
V
V
V
V
V
V
V
DD  
DD  
0.9 x  
V
DD  
V
DD  
0.4 x  
0.6 x  
V
DD  
V
V
GAIN  
V
DD  
0.1 x  
0
V
DD  
0.15 x  
0.35 x  
V
DD  
V
DD  
Note 2: 100% production tested at T = +25°C. Specifications over temperature limits are guaranteed by design.  
A
Note 3: Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For  
R = 8Ω, L = 68µH. For RL = 4Ω, L = 33µH.  
L
L
L
Note 4: Digital silence used for input signal.  
Note 5: Dynamic range is measured using the EIJA method. -60dbFS 1kHz output signal. A-weighted and normalized to 0dBFS.  
f = 20Hz to 20kHz.  
Maxim Integrated  
6  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
t
PDM_CLK  
t
t
PDM_CLKH  
PDM_CLKL  
PDM_CLK  
t
t
t
t
HOLD  
SETUP  
HOLD  
SETUP  
PDM_DATA  
LEFT  
RIGHT  
LEFT  
RIGHT  
Figure 1. PDM Audio Interface Timing Diagram  
Typical Operating Characteristics  
(V  
= 5V, V  
= 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z  
) connected between OUTP and OUTN,  
DD  
GND  
SPK  
T
= T  
to T , unless otherwise noted. Typical values are at T = +25°C.)  
A
MIN  
MAX A  
SHUTDOWN CURRENT  
vs. SUPPLY VOLTAGE  
QUIECENT CURRENT  
vs. SUPPLY VOLTAGE  
toc02  
toc01  
1.0  
4.0  
VDDIO = 1.8V  
VDDIO = 1.8V  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0.0  
3.5  
3.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
2.5  
3.0  
3.5  
4.0  
4.5  
5.0  
5.5  
2.5  
3.0  
3.5  
4.0  
4.5  
5.0  
5.5  
SUPPLY VOLTAGE (V)  
SUPPLY VOLTAGE (V)  
TOTAL HARMONIC DISTORTION PLUS NOISE  
TOTAL HARMONIC DISTORTION PLUS NOISE  
TOTAL HARMONIC DISTORTION PLUS NOISE  
vs. OUTPUT POWER  
vs. OUTPUT POWER  
vs. OUTPUT POWER  
toc03  
toc04  
toc05  
0
0
0
VDD = 3.7V  
ZSPK = 8Ω + 68μH  
VDD = 4.2V  
ZSPK = 8Ω + 68μH  
VDD = 5V  
ZSPK = 8Ω + 68μH  
-10  
-10  
-10  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
6kHz  
6kHz  
6kHz  
1kHz  
1kHz  
1kHz  
100Hz  
100Hz  
100Hz  
1
0.001  
0.01  
0.1  
1
10  
0.001  
0.01  
0.1  
10  
0.001  
0.01  
0.1  
1
10  
OUTPUT POWER (W)  
OUTPUT POWER (W)  
OUTPUT POWER (W)  
Maxim Integrated  
7  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Typical Operating Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z ) connected between OUTP and OUTN,  
DD  
GND  
SPK  
T
= T  
to T , unless otherwise noted. Typical values are at T = +25°C.)  
A
MIN  
MAX A  
TOTAL HARMONIC DISTORTION PLUS NOISE  
TOTAL HARMONIC DISTORTION PLUS NOISE  
TOTAL HARMONIC DISTORTION PLUS NOISE  
vs. OUTPUT POWER  
vs. OUTPUT POWER  
vs. OUTPUT POWER  
toc07  
toc08  
toc06  
0
-10  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
0
0
VDD = 4.2V  
ZSPK = 4Ω + 33μH  
VDD = 5V  
ZSPK = 4Ω + 33μH  
VDD = 3.7V  
ZSPK = 4Ω + 33μH  
-10  
-10  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-20  
-30  
-40  
-50  
6kHz  
6kHz  
6kHz  
-60  
-70  
-80  
100Hz  
1kHz  
1kHz  
1kHz  
100Hz  
100Hz  
1
-90  
-100  
-100  
0.001  
0.001  
0.01  
0.1  
1
10  
0.001  
0.01  
0.1  
1
10  
0.01  
0.1  
10  
OUTPUT POWER (W)  
OUTPUT POWER (W)  
OUTPUT POWER (W)  
TOTAL HARMONIC DISTORTION PLUS NOISE  
TOTAL HARMONIC DISTORTION PLUS NOISE  
TOTAL HARMONIC DISTORTION PLUS NOISE  
vs. OUTPUT FREQUENCY  
vs. OUTPUT FREQUENCY  
vs. OUTPUT FREQUENCY  
toc10  
toc11  
toc09  
0
0
0
VDD = 4.2V  
ZSPK = 8Ω + 68μH  
VDD = 5V  
ZSPK = 8Ω + 68μH  
VDD = 3.7V  
ZSPK = 8Ω + 68μH  
-10  
-10  
-10  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
POUT = 100mW  
POUT = 850mW  
POUT = 150mW  
100  
POUT = 75mW  
POUT = 500mW  
100  
POUT = 350mW  
100  
10  
1000  
10000  
100000  
10  
1000  
10000  
100000  
10  
1000  
10000  
100000  
FREQUENCY (Hz)  
FREQUENCY (Hz)  
FREQUENCY (Hz)  
Maxim Integrated  
8  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Typical Operating Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z ) connected between OUTP and OUTN,  
DD  
GND  
SPK  
T
= T  
to T , unless otherwise noted. Typical values are at T = +25°C.)  
A
MIN  
MAX A  
TOTAL HARMONIC DISTORTION PLUS NOISE  
TOTAL HARMONIC DISTORTION PLUS NOISE  
TOTAL HARMONIC DISTORTION PLUS NOISE  
vs. OUTPUT FREQUENCY  
vs. OUTPUT FREQUENCY  
vs. OUTPUT FREQUENCY  
toc14  
toc13  
toc12  
0
-10  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
-100  
0
0
VDD = 4.2V  
ZSPK = 4Ω + 33μH  
VDD = 5V  
ZSPK = 4Ω + 33μH  
VDD = 3.7V  
ZSPK = 4Ω + 33μH  
-10  
-10  
-20  
-30  
-40  
-50  
-60  
-20  
-30  
-40  
-50  
-60  
-70  
-80  
-90  
POUT = 250mW  
POUT = 1.5W  
POUT = 150mW  
-70  
-80  
POUT = 850mW  
100  
POUT = 350mW  
POUT = 600mW  
100  
-90  
-100  
-100  
10  
1000  
10000  
100000  
10  
100  
1000  
10000  
100000  
10  
1000  
10000  
100000  
FREQUENCY (Hz)  
FREQUENCY (Hz)  
FREQUENCY (Hz)  
OUTPUT POWER vs.  
LOAD RESISTANCE  
OUTPUT POWER  
vs. LOAD RESISTANCE  
OUTPUT POWER vs.  
LOAD RESISTANCE  
toc16  
toc18  
toc15  
3.5  
3.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
4.5  
4.0  
3.5  
3.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
VDD = 4.2V  
VDD = 5V  
VDD = 3.7V  
10% THD+N  
10% THD+N  
10% THD+N  
1% THD+N  
1% THD+N  
1% THD+N  
1
10  
100  
1
10  
100  
1
10  
100  
LOAD RESISTANCE  
LOAD RESISTANCE  
LOAD RESISTANCE  
Maxim Integrated  
9  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Typical Operating Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z ) connected between OUTP and OUTN,  
DD  
GND  
SPK  
T
= T  
to T , unless otherwise noted. Typical values are at T = +25°C.)  
A
MIN  
MAX A  
NORMALIZED GAIN  
vs. FREQUENCY  
OUTPUT POWER  
vs. SUPPLY VOLTAGE  
OUTPUT POWER  
vs. SUPPLY VOLTAGE  
toc20  
toc19  
3
toc18  
4.0  
3.5  
3.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
2.5  
NORMALIZED TO 1kHz  
ZSPK = 4Ω + 33µH  
ZSPK = 8Ω + 68µH  
2
1
2.0  
1.5  
1.0  
0.5  
0.0  
THD+N = 10%  
THD+N = 10%  
0
THD+N = 1%  
THD+N = 1%  
-1  
-2  
-3  
10  
100  
1000  
10000  
100000  
2.5  
3.0  
3.5  
4.0  
4.5  
5.0  
5.5  
2.5  
3.0  
3.5  
4.0  
4.5  
5.0  
5.5  
FREQUENCY (Hz)  
SUPPLY VOLTAGE (V)  
SUPPLY VOLTAGE (V)  
EFFICIENCY  
vs. OUTPUT POWER  
POWER DISSIPATION  
vs. OUTPUT POWER  
EFFICIENCY vs. OUTPUT POWER  
toc22  
toc21  
toc23  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
0.20  
ZSPK = 8Ω + 68μH  
ZSPK = 8Ω + 68μH  
0.18  
0.16  
0.14  
0.12  
0.10  
0.08  
0.06  
0.04  
0.02  
0.00  
VDD = 5V  
VDD = 3.7V  
VDD = 4.2V  
VDD = 3.7V  
VDD = 4.2V  
VDD = 5V  
VDD = 5V  
VDD = 4.2V  
VDD = 3.7V  
ZSPK = 8Ω + 68μH  
0.0001  
0.001  
0.01  
0.1  
1
0.0  
0.5  
1.0  
1.5  
2.0  
0.001  
0.01  
0.1  
1
10  
OUTPUT POWER (W)  
OUTPUT POWER (W)  
OUTPUT POWER (W)  
Maxim Integrated  
10  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Typical Operating Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z ) connected between OUTP and OUTN,  
DD  
GND  
SPK  
T
= T  
to T , unless otherwise noted. Typical values are at T = +25°C.)  
A
MIN  
MAX A  
POWER DISSIPATION  
EFFICIENCY vs. OUTPUT POWER  
vs. OUTPUT POWER  
EFFICIENCY vs. OUTPUT POWER  
toc25  
toc26  
toc24  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
0.50  
100  
ZSPK = 4Ω + 33μH  
ZSPK = 4Ω + 33μH  
0.45  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
VDD = 5V  
0.40  
VDD = 5V  
VDD = 4.2V  
VDD = 3.7V  
0.35  
0.30  
VDD = 3.7V  
VDD = 4.2V  
VDD = 5V  
VDD = 4.2V  
0.25  
0.20  
0.15  
0.10  
VDD = 3.7V  
0.05  
ZSPK = 4Ω + 33μH  
0.00  
0.0001  
0.001  
0.01  
0.1  
1
0.001  
0.01  
0.1  
1
10  
0
1
2
3
OUTPUT POWER (W)  
OUTPUT POWER (W)  
OUTPUT POWER (W)  
POWER-SUPPLY REJECTION RATIO  
vs. SUPPLY VOLTAGE  
POWER-SUPPLY REJECTION RATIO  
vs. FREQUENCY  
TURN-ON RESPONSE  
toc28  
toc29  
toc27  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
ZSPK = 8Ω + 68µH  
OUTPUT  
1V/div  
SD_MODE  
1V/div  
ZSPK = 8Ω + 68µH  
2ms/div  
2.50  
3.00  
3.50  
4.00  
4.50  
5.00  
5.50  
10  
100  
1000  
10000  
100000  
SUPPLY VOLTAGE (V)  
FREQUENCY (Hz)  
Maxim Integrated  
11  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Typical Operating Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z ) connected between OUTP and OUTN,  
DD  
GND  
SPK  
T
= T  
to T , unless otherwise noted. Typical values are at T = +25°C.)  
A
MIN  
MAX A  
INBAND OUTPUT SPECTRUM  
INBAND OUTPUT SPECTRUM  
TURN-OFF RESPONSE  
toc31  
toc32  
20  
0
20  
toc30  
fPDMCLK = 6.144MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 6.144MHz  
ZSPK = 8Ω + 68μH  
0
-20  
OUTPUT  
1V/div  
-20  
-40  
-40  
-60  
-60  
-80  
-80  
SD_MODE  
1V/div  
-100  
-120  
-140  
-100  
-120  
-140  
1ms/div  
0
5000  
10000  
15000  
20000  
0
5000  
10000  
15000  
20000  
FREQUENCY (Hz)  
FREQUENCY (Hz)  
INBAND OUTPUT SPECTRUM  
INBAND OUTPUT SPECTRUM  
toc35  
INBAND OUTPUT SPECTRUM  
toc34  
toc33  
20  
0
20  
0
20  
fPDMCLK = 5.6448MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 5.6448MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 6.144MHz  
ZSPK = 8Ω + 68μH  
0
-20  
-40  
-60  
-80  
-20  
-20  
-40  
-40  
-60  
-60  
-80  
-80  
-100  
-120  
-140  
-100  
-120  
-140  
-100  
-120  
-140  
0
5000  
10000  
15000  
20000  
0
5000  
10000  
FREQUENCY (Hz)  
15000  
20000  
0
5000  
10000  
FREQUENCY (Hz)  
15000  
20000  
FREQUENCY (Hz)  
Maxim Integrated  
12  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Typical Operating Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z ) connected between OUTP and OUTN,  
DD  
GND  
SPK  
T
= T  
to T , unless otherwise noted. Typical values are at T = +25°C.)  
A
MIN  
MAX A  
INBAND OUTPUT SPECTRUM  
INBAND OUTPUT SPECTRUM  
INBAND OUTPUT SPECTRUM  
toc38  
toc37  
toc36  
20  
0
20  
20  
fPDMCLK = 3.072MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 3.072MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 5.6448MHz  
ZSPK = 8Ω + 68μH  
0
-20  
0
-20  
-40  
-60  
-80  
-20  
-40  
-40  
-60  
-60  
-80  
-80  
-100  
-120  
-140  
-100  
-120  
-140  
-100  
-120  
-140  
0
5000  
10000  
15000  
20000  
0
5000  
10000  
15000  
20000  
0
5000  
10000  
FREQUENCY (Hz)  
15000  
20000  
FREQUENCY (Hz)  
FREQUENCY (Hz)  
INBAND OUTPUT SPECTRUM  
INBAND OUTPUT SPECTRUM  
toc41  
INBAND OUTPUT SPECTRUM  
toc40  
toc39  
20  
0
20  
0
20  
0
fPDMCLK = 2.8224MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 2.8224MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 3.072MHz  
ZSPK = 8Ω + 68μH  
-20  
-20  
-20  
-40  
-40  
-40  
-60  
-60  
-60  
-80  
-80  
-80  
-100  
-120  
-140  
-100  
-120  
-140  
-100  
-120  
-140  
0
5000  
10000  
FREQUENCY (Hz)  
15000  
20000  
0
5000  
10000  
FREQUENCY (Hz)  
15000  
20000  
0
5000  
10000  
15000  
20000  
FREQUENCY (Hz)  
Maxim Integrated  
13  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Typical Operating Characteristics (continued)  
(V  
= 5V, V  
= 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z ) connected between OUTP and OUTN,  
DD  
GND  
SPK  
T
= T  
to T , unless otherwise noted. Typical values are at T = +25°C.)  
A
MIN  
MAX A  
INBAND OUTPUT SPECTRUM  
INBAND OUTPUT SPECTRUM  
INBAND OUTPUT SPECTRUM  
toc44  
toc43  
toc42  
20  
0
20  
20  
fPDMCLK = 2.048MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 2.048MHz  
ZSPK = 8Ω + 68μH  
fPDMCLK = 2.8224MHz  
ZSPK = 8Ω + 68μH  
0
-20  
0
-20  
-40  
-60  
-80  
-20  
-40  
-40  
-60  
-60  
-80  
-80  
-100  
-120  
-140  
-100  
-120  
-140  
-100  
-120  
-140  
0
5000  
10000  
FREQUENCY (Hz)  
15000  
20000  
0
5000  
10000  
15000  
20000  
0
5000  
10000  
FREQUENCY (Hz)  
15000  
20000  
FREQUENCY (Hz)  
GROUP DELAY vs. FREQUENCY  
INBAND OUTPUT SPECTRUM  
toc45  
toc46  
20  
0
20  
18  
16  
14  
12  
10  
8
fPDMCLK = 2.048MHz  
ZSPK = 8Ω + 68μH  
-20  
-40  
-60  
-80  
6
-100  
-120  
-140  
4
2
0
0
5000  
10000  
15000  
20000  
20  
200  
2000  
20000  
FREQUENCY (Hz)  
FREQUENCY (Hz)  
Maxim Integrated  
14  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Bump/Pin Configurations  
TOP VIEW  
BUMP SIDE DOWN  
TOP VIEW  
MAX98358  
12  
11  
10  
9
+
SD_MODE  
A1  
V
OUTP  
A3  
DD  
V
V
A2  
13  
14  
N.C.  
8
7
6
5
DD  
DD  
PDM_DATA GAIN  
OUTN  
B3  
GND  
B1  
B2  
MAX98358  
N.C.  
N.C.  
GND 15  
PDM_CLK  
C1  
GND  
C2  
GND  
C3  
16  
PDM_CLK  
+
1
2
3
4
WLP  
TQFN  
Bump/Pin Description  
BUMP  
PIN  
NAME  
FUNCTION  
WLP  
TQFN  
Shutdown and Channel Select. Determines left, right, or (left/2 + right/2) mix and also used for  
shutdown. See Table 5.  
A1  
4
SD_MODE  
A2  
A3  
B1  
7, 8  
9
V
Power-Supply Input  
DD  
OUTP  
Positive Speaker Amplifier Output  
1
PDM_DATA Digital Input Signal  
Amplifier Gain  
Gain Connections  
Gain (dB)  
GND through 100kΩ resistor  
GND  
15  
12  
9
B2  
2
GAIN  
Unconnected  
V
6
DD  
V
through 100kΩ resistor  
3
DD  
B3  
C1  
10  
16  
OUTN  
Negative Speaker Amplifier Output  
PDM Bit Clock Input Signal. Supports frequency ranges: 1.84MHz–4.32MHz and 5.28 MHz–  
8.64MHz.  
PDM_CLK  
3, 11,  
14, 15  
C2, C3  
GND  
N.C.  
EP  
Ground  
5, 6,  
12, 13  
No Connection  
Exposed Pad. The exposed pad is not internally connected. Connect the exposed pad to a solid  
ground plane for thermal dissipation.  
Maxim Integrated  
15  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
The output stage features low-quiescent current, com-  
prehensive click-and-pop suppression, and excellent RF  
immunity. The IC offers Class AB audio performance with  
Class D efficiency in a minimal board-space solution. The  
Class D amplifier features spread-spectrum modulation  
with edge-rate and overshoot control circuitry that offers  
significant improvements in switch-mode amplifier radi-  
ated emissions. The amplifier features click-and-pop sup-  
pression that reduces audible transients on startup and  
shutdown. The amplifier includes thermal-overload and  
short-circuit protection.  
Detailed Description  
The MAX98358 is a digital PDM input Class D power  
amplifier. The PDM modulation scheme uses the relative  
density of digital pulses to represent the amplitude of an  
analog signal. The IC accepts stereo PDM data through  
PDM_DATA and PDM_CLK.  
SD_MODE selects which audio channel is output by the  
amplifier and is used to put the IC into shutdown. The  
GAIN pin offers five gain settings and allows the output of  
the amplifier to be tuned to the appropriate level.  
Digital Audio Interface  
The IC takes a stereo PDM input signal directly into the  
DAC. Data read on the rising edge of PDM_CLK is left-  
channel data while data read on the falling PDM_CLK  
edge is right channel (Table 1).  
Table 1. PDM_CLK Channel Select  
PDM_CLK EDGE  
CHANNEL  
DIRECTION  
Rising edge  
Falling edge  
Left  
Supported PDM_CLK Rates  
Right  
Table 2 indicates the range of PDM_CLK rates that are  
supported by the IC. Table 3 indicates the specific clock  
rates to use based on the baseband rate and the overs-  
ample rate of the incoming PDM signal.  
Table 2. PDM_CLK Rates  
SUPPORTED CLOCK RATES (MHz)  
PDM_CLK Jitter Tolerance  
1.84–4.32  
5.28–8.64  
The IC features a very high PDM_CLK jitter tolerance of  
0.5ns for RMS jitter below 40kHz and 12ns for wideband  
RMS jitter while maintaining a dynamic range greater than  
98dB (Table 4).  
Table 3. Calculated PDM_CLK Rates  
INPUT CLOCK RATES (MHz)  
BASEBAND SAMPLE  
32x OVERSAMPLED  
64x OVERSAMPLED  
PDM  
128x OVERSAMPLED  
PDM  
256x OVERSAMPLED  
PDM  
RATE (kHz)  
PDM  
8
16  
2.048  
4.096  
5.6448*  
6.144*  
2.048  
4.096  
32  
2.048  
2.8224  
3.072  
5.6448*  
6.144*  
44.1  
48  
88.2  
96  
2.8224  
3.072  
*The mono left/2 + right/2 feature is not supported at PDM_CLK rates of 5.28MHz and above.  
Table 4. RMS Jitter Tolerance  
FREQUENCY  
< 40kHz  
RMS JITTER TOLERANCE (ns)  
0.5  
12  
40kHz–PDM_CLK  
Maxim Integrated  
16  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
PDM Timing Characteristics  
SD_MODE Pin and Shutdown Operation  
Figure 2 shows the PDM operation of the IC. The bit-  
depth is one bit and each bit alternates between left-  
channel and right-channel data.  
The IC features a low-power shutdown mode, drawing  
less than 0.6µA (typ) of supply current. During shutdown,  
all internal blocks are turned off, including setting the  
output stage to a high-impedance state. Drive SD_MODE  
low to put the IC into shutdown.  
If the PDM generator produces data that is stuck at logic-  
high or logic-low, then the output of the IC is railed, forc-  
ing DC at the load. Therefore, it is recommended that the  
PDM generator includes protection to detect this invalid  
condition. If such a condition is detected, then the IC  
should either be put into shutdown or PDM_CLK should  
be stopped.  
The state of SD_MODE determines the audio channel  
that is sent to the amplifier output (Table 5).  
Drive SD_MODE high to select the left channel of the  
stereo input data. Drive SD_MODE high through a suf-  
ficiently small resistor to select the right channel of  
the stereo input data. Drive SD_MODE high through a  
sufficiently large resistor to select monomix mode where  
both the left and right words of the stereo input data are  
summed (left/2 + right/2). The monomix (left/2 + right/2)  
mode is not supported for PDM_CLK rates 5.28MHz.  
and above. RLARGE and RSMALL are determined by  
the VDDIO voltage (logic voltage from control interface)  
that is driving SD_MODE according to the following two  
equations:  
Standby Mode  
The MAX98358 automatically enters standby mode when  
PDM_CLK is removed. In standby mode, the Class D  
speaker amplifier is turned off and the outputs go into  
a high-impedance state, ensuring that the unwanted  
current is not transferred to the load during this condi-  
tion. Standby mode should not be used in place of the  
shutdown mode because the shutdown mode provides  
the lowest power consumption and the best power-on/off  
click-and-pop performance.  
R
(kΩ) = 94.0 x VDDIO - 100  
(kΩ) = 222.2 x VDDIO - 100  
SMALL  
R
LARGE  
SD_MODE = LOGIC-HIGH  
PDM_CLK  
PDM_DATA  
L
R
L
R
L
L
L
R
R
R
L
L
L
R
R
R
L
L
L
R
R
R
L
L
L
R
L
R
L
R
L
R
L
L
L
R
R
R
L
L
L
R
L
L
L
R
R
R
L
L
L
R
R
R
L
L
L
R
R
R
L
L
L
R
R
R
L
L
L
R
R
R
L
L
L
R
R
R
RIGHT CHANNEL IGNORED  
SD_MODE = PULLUP THROUGH R  
PDM_CLK  
SMALL  
PDM_DATA  
L
R
L
R
R
L
R
L
R
L
R
R
R
LEFT CHANNEL IGNORED  
SD_MODE = PULLUP THROUGH R  
PDM_CLK  
LARGE  
PDM_DATA  
L
R
L
R
R
L
R
L
R
L
R
LEFT AND RIGHT CHANNELS AVERAGED  
Figure 2. PDM Digital Audio Interface Timing  
Table 5. SD_MODE Control  
SD_MODE STATUS  
SELECTED CHANNEL  
High  
V
> B2 trip point  
Left  
SD_MODE  
B2 trip point (1.4V typ) > V  
B1 trip point  
>
SD_MODE  
Pullup through R  
Right  
SMALL  
B1 trip point (0.77V typ) > V  
B0 trip point  
>
SD_MODE  
Pullup through R  
Low  
*
(Left/2 + right/2)  
Shutdown  
LARGE  
B0 trip point (0.16V typ) > V  
SD_MODE  
Maxim Integrated  
17  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Figure 3 and Figure 4 show how to connect an external  
resistor to SD_MODE when using an open-drain driver or  
a pullup/down driver.  
Gain Selection  
The IC offers five programmable gain selections through  
a singel gain input (GAIN). Gain is referenced to the  
full-scale output of the DAC, which is 2.1dBV (Table 7).  
Assuming that the desired output swing is not limited by  
the supply voltage rail, the IC’s output level can be calcu-  
lated based on the PDM input ones’s density and selected  
amplifier gain according to the following equation:  
When the device is configured in left channel mode  
(SD_MODE is directly driven to logic-high by the con-  
trol interface) care must be taken to avoid violating  
the Absolute Maximum Ratings limits for SD_MODE.  
Ensuring that V  
is always greater than V  
is one  
DD  
DDIO  
way to prevent SD_MODE from violating the Absolute  
Output signal level (dBV) = 20 x log[abs(PDM one’s  
density(%) - 50) /25] (dBFS) + 2.1dB + selected  
speaker amplifier gain (dB)  
Maximum Ratings limits. If this is not possible in the  
application (e.g., if V  
< 3.0V and V  
= 3.3V), then  
DD  
DDIO  
it is necessary to add a small resistance (~2kΩ) in series  
with SD_MODE to limit the current into the SD_MODE  
pin. This is not a concern when using the right channel or  
monomix modes.  
where the one’s density of the PDM input ranges from  
75% (maximum positive magnitude) to 25% (maximum  
negative magnitude). 0dFBS is referenced to 0dBV.  
Class D Speaker Amplifier  
Click-and-Pop Suppression  
The filterless Class D amplifier offers much higher effi-  
ciency than Class AB amplifiers. The high efficiency of  
a Class D amplifier is due to the switching operation of  
the output stage transistors. Any power loss associated  
with the Class D output stage is mostly due to the I2R  
loss of the MOSFET on-resistance and quiescent current  
overhead.  
The IC speaker amplifier features Maxim’s compre-  
hensive click-and-pop suppression. During startup, the  
click-and-pop suppression circuitry reduces audible tran-  
sient sources internal to the device. To achieve optimal  
click-and-pop reduction at startup, it is recommended  
that idle data be sent to the digital audio interface for the  
first 0.5ms of turn-on time. When entering shutdown, the  
differential speaker outputs simultaneously drop to GND.  
Ultra-Low EMI Filterless Output Stage  
Traditional Class D amplifiers require the use of external  
LC filters, or shielding, to meet EN55022B electromagnet-  
ic-interference (EMI) regulation standards. Maxim’s active  
emissions-limiting edge-rate control circuitry and spread-  
spectrum modulation reduces EMI emissions while main-  
taining up to 92% efficiency.  
Table 6. Examples of SD_MODE Pullup  
Resistor Values  
LOGIC VOLTAGE  
R
(kΩ)  
R
(kΩ)  
SMALL  
LARGE  
LEVEL (V  
) (V)  
DDIO  
1.8  
3.3  
69.8  
210  
300  
634  
Maxim’s spread-spectrum modulation mode flattens wide-  
band spectral components while proprietary techniques  
ensure that the cycle-to-cycle variation of the switching  
period does not degrade audio reproduction or efficiency.  
The ICs’ spread-spectrum modulator randomly varies the  
switching frequency by ±20kHz around the center fre-  
quency (330kHz). Above 10MHz, the wideband spectrum  
looks like noise for EMI purposes (Figure 5).  
Table 7. Gain Selection  
GAIN  
GAIN (dB)  
Connect to GND through  
100kΩ ±5% resistor  
15  
Speaker Current Limit  
Connect to GND  
Unconnected  
12  
9
If the output current of the speaker amplifier exceeds the  
current limit (2.8A typ), the IC disables the outputs for  
approximately 100µs. At the end of the 100µs, the outputs  
are re-enabled. If the fault condition still exists, the IC con-  
tinues to disable and re-enable the outputs until the fault  
condition is removed.  
Connect to V  
6
DD  
Connect to V  
through  
DD  
3
100kΩ ±5% resistor  
Maxim Integrated  
18  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
V
DDIO  
PROCESSOR  
GPIO  
LEFT MODE  
B2 (1.4V typ)  
MAX98358  
R
V
SD_MODE  
RIGHT MODE  
B1 (0.77V typ)  
100k  
±8%  
LEFT/2 + RIGHT/2 MODE  
B0 (0.16V typ)  
Figure 3. SD_MODE Resistor Connection Using Open-Drain Driver  
PROCESSOR  
V
DDIO  
LEFT MODE  
B2 (1.4V typ)  
MAX98358  
R
V
SD_MODE  
GPIO  
RIGHT MODE  
B1 (0.77V typ)  
100k  
±8%  
LEFT/2 + RIGHT/2 MODE  
B0 (0.16V typ)  
Figure 4. SD_MODE Resistor Connection Using Push-Pull Driver  
90  
70  
50  
30  
10  
-10  
0
100 200 300 400 500 600 700 800 900 1000  
FREQUENCY (MHz)  
Figure 5. EMI with 12in of Speaker Cable and No Output Filtering  
Maxim Integrated  
19  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
2.5V TO 5.5V  
2.5V TO 5.5V  
10µF  
0.1µF  
10µF  
0.1µF  
CODEC  
CODEC  
GPIO*  
V
GAIN  
B2  
DD  
V
GAIN  
B2  
DD  
SD_MODE  
PDM_CLK  
PDM_DATA  
A2  
SD_MODE  
PDM_CLK  
PDM_DATA  
A2  
GPIO*  
PDM CLOCK  
A1  
C1  
B1  
A1  
C1  
B1  
OUTP  
OUTN  
OUTP  
OUTN  
A3  
A3  
MAX98358  
MAX98358  
PDM CLOCK  
B3  
B3  
PDM DATA OUT  
PDM DATA OUT  
C2, C3  
GND  
C2, C3  
GND  
*RESPONDS TO LEFT CHANNEL WHEN GPIO IS HIGH.  
THE MAX98358 IS SHUTDOWN WHEN GPIO IS LOW.  
*RESPONDS TO LEFT CHANNEL WHEN GPIO IS HIGH.  
THE MAX98358 IS SHUTDOWN WHEN GPIO IS LOW.  
Figure 6. Left-Channel Operation with 6dB Gain  
Figure 7. Left-Channel Operation with 12dB Gain  
2.5V TO 5.5V  
10µF  
0.1µF  
CODEC  
R
SMALL  
V
GAIN  
B2  
DD  
(69.8k)**  
SD_MODE  
PDM_CLK  
A2  
A1  
C1  
GPIO*  
OUTP  
OUTN  
A3  
B3  
PDM CLOCK  
MAX98358  
PDM_DATA B1  
PDM DATA OUT  
C2, C3  
GND  
*RESPONDS TO RIGHT CHANNEL WHEN GPIO IS HIGH.  
**69.8kASSUMES V = 1.8V.  
GPIO  
THE MAX98358 IS SHUTDOWN WHEN GPIO IS LOW.  
Figure 8. Right-Channel Operation with 6dB Gain  
Maxim Integrated  
20  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
2.5V TO 5.5V  
10µF  
0.1µF  
GAIN  
V
DD  
B2  
A2  
SD_MODE  
PDM_CLK  
PDM_DATA  
A1  
C1  
B1  
OUTP  
OUTN  
A3  
MAX98358  
B3  
C2  
GND  
CODEC  
GPIO*  
*RESPONDS TO LEFT CHANNEL WHEN GPIO IS HIGH.  
THE MAX98358 IS SHUTDOWN WHEN GPIO IS LOW.  
2.5V TO 5.5V  
PDM CLOCK  
10µF  
0.1µF  
PDM DATA OUT  
R
SMALL  
V
DD  
GAIN  
(69.8k)**  
SD_MODE  
PDM_CLK  
PDM_DATA  
B2  
A2  
A1  
C1  
B1  
OUTP  
OUTN  
A3  
B3  
MAX98358  
C2, C3  
GND  
*RESPONDS TO RIGHT CHANNEL WHEN GPIO IS HIGH.  
**69.8kASSUMES V = 1.8V.  
GPIO  
THE MAX98358 IS SHUTDOWN WHEN GPIO IS LOW.  
Figure 9. Stereo Operation Using Two MAX98358s  
Maxim Integrated  
21  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Filterless Class D Operation  
WLP Applications Information  
Traditional Class D amplifiers require an output filter  
to recover the audio signal from the amplifier’s output.  
The filter adds cost, size, and decreases efficiency and  
THD+N performance. The MAX98358’s filterless modula-  
tion scheme does not require an output filter. The device  
relies on the inherent inductance of the speaker coil and  
the natural filtering of both the speaker and the human ear  
to recover the audio component of the square-wave output.  
For the latest application details on WLP construction,  
dimensions, tape carrier information, PCB techniques,  
bump-pad layout, and recommended reflow temperature  
profile, as well as the latest information on reliability testing  
results, refer to the Application Note 1891: Wafer-Level  
Packaging (WLP) and Its Applications. Figure 11 shows  
the dimensions of the WLP balls used on the IC.  
Because the switching frequency of the IC is well beyond  
the bandwidth of most speakers, voice coil movement due  
to the switching frequency is very small. Use a speaker  
with a series inductance > 10µH. Typical 8Ω speakers  
exhibit series inductances in the 20µH to 100µH range.  
2.5V TO 5.5V  
10µF  
0.1µF  
CODEC  
GPIO*  
R
LARGE  
(300k)**  
V
DD  
GAIN  
B2  
A2  
Power-Supply Input  
SD_MODE  
PDM_CLK  
PDM_DATA  
A1  
C1  
B1  
OUTP  
OUTN  
V
DD  
, which ranges from 2.5V to 5.5V, powers the IC,  
A3  
B3  
including the speaker amplifier. Bypass V  
with a 0.1µF  
DD  
MAX98358  
PDM CLOCK  
and 10µF capacitor to GND. Some applications might  
require only the 10µF bypass capacitor, making it pos-  
sible to operate with a single external component. Apply  
additional bulk capacitance at the IC if long input traces  
PDM DATA OUT  
C2, C3  
GND  
between V  
and the power source are used.  
DD  
*LEFT AND RIGHT ARE SUMMED WHEN GPIO IS HIGH.  
**300kASSUMES V = 1.8V.  
GPIO  
THE MAX98358 IS SHUTDOWN WHEN GPIO IS LOW.  
Layout and Grounding  
Proper layout and grounding are essential for optimum  
performance. Good grounding improves audio perfor-  
mance and prevents switching noise from coupling into  
the audio signal.  
Figure 10. Monomix (Left/2 + Right/2) PDM Operation with 6dB  
Gain  
Use wide, low-resistance output traces. As load imped-  
ance decreases, the current drawn from the device  
outputs increases. At higher current, the resistance of  
the output traces decreases the power delivered to the  
load. For example, if 2W is delivered from the speaker  
output to a 4Ω load through 100mΩ of total speaker  
trace, 1.904W is being delivered to the speaker. If power  
is delivered through 10mΩ of total speaker trace, 1.951W  
is being delivered to the speaker. Wide output, supply,  
and ground traces also improve the power dissipation of  
the IC. Parasitic capacitance on the output causes higher  
0.24mm  
quiescent current by V  
x 330kHz x C  
.
DD  
PARASITIC  
For example, at V  
and a total parasitic capacitance of  
DD  
100pF (50pF on each output trace), the increase in quies-  
cent current is: 5 x 330kHz x 100pF = 165µA.  
0.21mm  
The IC is inherently designed for excellent RF immunity.  
For best performance, add ground fills around all signal  
traces on top or bottom PCB planes.  
Figure 11. MAX98358 WLP Ball Dimensions  
Maxim Integrated  
22  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Functional Diagram  
2.5V TO 5.5V  
10µF  
0.1µF  
V
DD  
GAIN  
A2  
(7, 8)  
B2  
(2)  
MAX98358  
C1  
(9)  
A3  
OUTP  
OUTN  
PDM_CLK  
PDM_DATA  
SD_MODE  
(16)  
DIGITAL  
AUDIO  
INTERFACE  
CLASS D  
OUTPUT  
STAGE  
DAC  
B3  
(10)  
(1)  
B1  
A1 (3)  
(3, 11, 14, 15)  
C2, C3  
GND  
() APPLIES TO TQFN PACKAGE  
Ordering Information  
PART  
TEMP RANGE  
-40°C to +85°C  
-40°C to +85°C  
PIN-PACKAGE  
9 WLP  
MAX98358EWL+T  
MAX98358ETE+  
16 TQFN  
+Denotes a lead(Pb)-free/RoHS-compliant package.  
T = Tape and reel.  
Maxim Integrated  
23  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Package Information  
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,  
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing  
pertains to the package regardless of RoHS status.  
PACKAGE TYPE  
9 WLP  
PACKAGE CODE  
W91F1+1  
OUTLINE NO.  
21-0896  
LAND PATTERN NO.  
Refer to Application Note 1891  
90-0031  
16 TQFN  
T1633+4  
21-0136  
0.05 S  
maxim  
TM  
integrated  
0.05  
AB  
Maxim Integrated  
24  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Package Information (continued)  
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,  
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing  
pertains to the package regardless of RoHS status.  
(NE - 1)  
X e  
MARKING  
E
E/2  
D2/2  
(ND - 1)  
e
X e  
D/2  
AAAA  
C
D2  
D
L
k
b
0.10 M  
C A B  
C
L
E2/2  
L
E2  
C
L
C
L
0.10  
C
0.08  
C
A
A2  
A1  
L
L
e
e
maxim  
integratedTM  
PACKAGE OUTLINE,  
8, 12, 16L THIN QFN, 3x3x0.75mm  
1
21-0136  
V
3
Maxim Integrated  
25  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Package Information (continued)  
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,  
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing  
pertains to the package regardless of RoHS status.  
PKG  
8L 3x3  
12L 3x3  
16L 3x3  
EXPOSED PAD VARIATIONS  
REF. MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX.  
D2  
E2  
PKG.  
PIN ID  
JEDEC  
A
b
0.70 0.75 0.80 0.70 0.75 0.80 0.70 0.75 0.80  
0.25 0.30 0.35 0.20 0.25 0.30 0.20 0.25 0.30  
CODES  
MAX.  
NOM.  
MAX.  
MIN. NOM.  
MIN.  
0.25  
0.95  
0.95  
0.95  
0.95  
0.95  
0.95  
0.65  
0.65  
0.95  
0.95  
0.95  
TQ833-1  
T1233-1  
0.70 1.25  
1.10 1.25  
1.10 1.25  
1.10 1.25  
1.10 1.25  
1.10 1.25  
1.10 1.25  
0.80 0.95  
0.80 0.95  
1.10 1.25  
1.10 1.25  
1.10 1.25  
0.70 1.25  
0.25  
0.95  
0.95  
0.95  
0.95  
0.95  
0.95  
0.65  
0.35 x 45°  
0.35 x 45°  
0.35 x 45°  
0.35 x 45°  
0.35 x 45°  
0.35 x 45°  
0.35 x 45°  
WEEC  
D
3.00 BSC  
3.00 BSC  
3.00 BSC  
1.10  
1.10  
1.10  
1.10  
1.10  
1.10  
0.80  
0.80  
1.10  
1.10  
1.10  
1.25  
1.25  
1.25  
1.25  
1.25  
1.25  
0.95  
0.95  
1.25  
1.25  
1.25  
WEED-1  
WEED-1  
WEED-1  
WEED-1  
WEED-2  
WEED-2  
E
e
3.00 BSC  
0.65 BSC.  
3.00 BSC  
0.50 BSC.  
3.00 BSC  
0.50 BSC.  
T1233-1C  
T1233-3  
0.35 0.55 0.75 0.45 0.55 0.65 0.30 0.40 0.50  
L
N
T1233-3C  
T1633-2  
8
12  
16  
ND  
NE  
A1  
A2  
k
2
3
4
T1633-2C  
T1633F-3  
2
3
4
0.225 x 45° WEED-2  
0.225 x 45° WEED-2  
0
0.02 0.05  
0
0.02 0.05  
0
0.02 0.05  
T1633FH-3 0.65  
0.20 REF  
0.20 REF  
0.20 REF  
T1633-4  
0.95  
0.95  
-
-
-
-
-
-
0.35 x 45°  
0.35 x 45°  
0.35 x 45°  
WEED-2  
WEED-2  
WEED-2  
0.25  
0.25  
0.25  
T1633-4C  
T1633MK-5 0.95  
EXPOSED PAD VARIATIONS  
D2  
MIN. NOM.  
E2  
L
PKG.  
PIN ID  
CODES  
MAX.  
1.25  
NOM.  
1.10  
MIN.  
0.95  
MAX.  
1.25  
NOM.  
MIN.  
0.35  
MAX.  
0.35 x 45°  
T1233-4  
1.10  
0.95  
0.45 0.55  
0.45  
0.35 x 45°  
0.35 x 45°  
T1233-4C  
T1233-5C  
1.10  
1.60  
1.25  
1.70  
0.95  
1.50  
1.10  
1.60  
0.95  
1.50  
1.25  
1.70  
0.35  
0.40  
0.55  
0.45 0.50  
0.35 0.45  
0.35 0.45  
0.35 0.45  
0.35 x 45°  
0.35 x 45°  
0.35 x 45°  
1.25  
1.25  
1.25  
0.25  
0.25  
0.25  
T1633-5  
0.95  
0.95  
0.95  
1.10 1.25  
1.10 1.25  
1.10 1.25  
0.95  
0.95  
0.95  
1.10  
1.10  
1.10  
T1633-5C  
T1633-7C  
maxim  
integratedTM  
PACKAGE OUTLINE,  
8, 12, 16L THIN QFN, 3x3x0.75mm  
2
21-0136  
V
3
Maxim Integrated  
26  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Package Information (continued)  
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,  
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing  
pertains to the package regardless of RoHS status.  
NOTES:  
1. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.  
2. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5-2009.  
3. N IS THE TOTAL NUMBER OF TERMINALS.  
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF  
TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER  
MAY BE EITHER A MOLD OR MARKED FEATURE.  
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.  
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.  
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.  
8. DRAWING CONFORMS TO JEDEC MO220 REVISION C. T1233-4, T1233-4C, T1233-5C, T1633-5, T1633-5C AND T1633-7C WITH  
CUSTOM LEAD DIMENSION.  
9. MARKING SHOWN IS FOR PACKAGE ORIENTATION REFERENCE ONLY.  
10. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  
11. WARPAGE NOT TO EXCEED 0.10mm.  
12. MATERIAL MUST BE COMPLIANT WITH MAXIM SPECIFICATION 10-0131 FOR SUBSTANCE CONTENT, MUST BE Eu ROHS  
COMPLIANT WITHOUT EXEMPTION AND PB-FREE.  
13. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND Pb FREE (+) PARTS.  
maxim  
integratedTM  
PACKAGE OUTLINE,  
8, 12, 16L THIN QFN, 3x3x0.75mm  
3
21-0136  
V
3
Maxim Integrated  
27  
www.maximintegrated.com  
MAX98358  
PDM Input Class D Audio Power Amplifier  
Revision History  
REVISION REVISION  
PAGES  
DESCRIPTION  
CHANGED  
NUMBER  
DATE  
0
1
2
9/13  
Initial release  
11/13  
8/14  
Removed future product reference  
21  
Added THD+N TQFN typical only spec to Electrical Characteristics table  
3
5–12, 16–18  
24  
Added Table of Contents, updated SSM spec, replaced all typical operating  
characteristics, and corrected typos  
3
4
5
1/15  
8/15  
8/17  
Corrected package outline for WLP package  
Updated soldering temperature and added lead temperature in the Absolute Maximum  
Ratings section  
4
Updated Features section, corrected typo in Electrical Characteristics table, added  
Group Delay vs. Frequency TOC  
6
10/19  
1, 5, 14  
For pricing, delivery, and ordering information, please visit Maxim Integrated’s online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.  
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses  
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)  
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.  
©
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.  
2019 Maxim Integrated Products, Inc.  
28  

相关型号:

SI9130DB

5- and 3.3-V Step-Down Synchronous Converters

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1-E3

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135_11

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9136_11

Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130CG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130LG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130_11

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137DB

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137LG

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9122E

500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification Drivers

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY