MAXQ610J-2903+ [MAXIM]
RISC Microcontroller, CMOS;
| 型号： | MAXQ610J-2903+ |
| 厂家： | 
MAXIM INTEGRATED PRODUCTS |
| 描述： | RISC Microcontroller, CMOS 时钟 微控制器 外围集成电路 |
| 文件： | 总29页 (文件大小：1250K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
19-4715; Rev 6; 7/11
16-Bit Microcontroller with Infrared Module
MAXQ610
♦ 16-Bit Instruction Word, 16-Bit Data Bus
General Description
®
♦ 16 x 16-Bit General-Purpose Working Registers
The MAXQ610 is a low-power, 16-bit MAXQ micro-
controller designed for low-power applications includ-
ing universal remote controls, consumer electronics,
and white goods. The MAXQ610 combines a powerful
16-bit RISC microcontroller and integrated peripherals
including two USARTs and an SPI™ master/slave com-
munications port, along with an IR module with carrier
frequency generation and flexible port I/O capable of
multiplexed keypad control.
♦ Secure MMU for Application Partitioning and IP
Protection
♦ Memory Features
64KB Flash:
512 Byte Sectors
20,000 Erase/Write Cycles per Sector
Masked ROM Available
2KB Data SRAM
The MAXQ610 includes 64KB of flash memory and 2KB
of data SRAM. Intellectual property (IP) protection is
provided by a secure MMU that supports multiple
application privilege levels and protects code against
copying and reverse engineering. Privilege levels
enable vendors to provide libraries and applications to
execute on the MAXQ610, while limiting access to only
data and code allowed by their privilege level.
♦ Additional Peripherals
Power-Fail Warning
Power-On Reset/Brownout Reset
Automatic IR Carrier Frequency Generation and
Modulation
Two 16-Bit, Programmable Timers/Counters with
Prescaler and Capture/Compare
SPI and Two USART Communication Ports
Programmable Watchdog Timer
8kHz Nanopower Ring Oscillator Wake-Up Timer
Up to 24 (MAXQ610A) or 32 (MAXQ610B)
General-Purpose I/Os
For the ultimate in low-power battery-operated perfor-
mance, the MAXQ610 includes an ultra-low-power stop
mode (0.2µA, typ). In this mode, the minimum amount
of circuitry is powered. Wake-up sources include exter-
nal interrupts, the power-fail interrupt, and a timer inter-
rupt. The microcontroller runs from a wide 1.70V to 3.6V
operating voltage.
♦ Low-Power Consumption
Applications
0.2µA (typ), 2.0µA (max) in Stop Mode
T = +25°C, Power-Fail Monitor Disabled
A
Remote Controls
3.75mA (typ) at 12MHz in Active Mode
Battery-Powered Portable Equipment
Consumer Electronics
Home Appliances
Ordering Information
PART
TEMP RANGE
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
PIN-PACKAGE
White Goods
†
MAXQ610A-0000+
MAXQ610B-0000+
MAXQ610J-0000+
MAXQ610X-0000+*
32 TQFN-EP
†
40 TQFN-EP
Features
†
44 TQFN-EP
♦ High-Performance, Low-Power 16-Bit RISC Core
Bare die
♦ DC to 12MHz Operation Across Entire Operating
Note: The 4-digit suffix “-0000” indicates a microcontroller in the
default state with the flash memory unprogrammed. Any value
other than 0000 indicates a device preprogrammed at Maxim
with proprietary customer-supplied software. For more information
on factory preprogramming of these devices, contact Maxim at
https://support.maxim-ic.com/micro. Information on masked
ROM devices and tape and reel versions are also available.
+Denotes a lead(Pb)-free/RoHS-compliant package.
Range
♦ 1.70V to 3.6V Operating Voltage Range
♦ 33 Total Instructions for Simplified Programming
♦ Three Independent Data Pointers Accelerate Data
Movement with Automatic Increment/Decrement
*Contact factory for ordering requirements.
EP = Exposed pad.
♦ Dedicated Pointer for Direct Read from Code Space
†
MAXQ is a registered trademark of Maxim Integrated Products, Inc.
SPI is a trademark of Motorola, Inc.
Pin Configurations and Selector Guide appear at end of
data sheet.
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be
simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata.
________________________________________________________________ Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
16-Bit Microcontroller with Infrared Module
TABLE OF CONTENTS
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
Recommended DC Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
SPI Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Detailed Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Microprocessor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Memory Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Stack Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Utility ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Watchdog Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
IR Carrier Generation and Modulation Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Carrier Generation Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
IR Transmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
IR Transmit—Independent External Carrier and Modulator Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
IR Receive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
Carrier Burst-Count Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
16-Bit Timers/Counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
General-Purpose I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
USART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
Serial Peripheral Interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
On-Chip Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
ROM Loader . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
Loading Flash Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
In-Application Flash Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
In-Circuit Debug and JTAG Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
Power-Fail Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
Grounds and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
Differences for ROM Versions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
Additional Documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
Development and Technical Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
Selector Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
Pin Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
MAXQ610
2
_______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
LIST OF FIGURES
Figure 1. IR Transmit Frequency Shifting Example (IRCFME = 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Figure 2. IR Transmit Carrier Generation and Carrier Modulator Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Figure 3. IR Transmission Waveform (IRCFME = 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Figure 4. External IRTXM (Modulator) Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
Figure 5. IR Capture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
Figure 6. Receive Burst-Count Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
Figure 7. SPI Master Communication Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
Figure 8. SPI Slave Communication Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
Figure 9. On-Chip Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
Figure 10. In-Circuit Debugger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
Figure 11. Power-Fail Detection During Normal Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
Figure 12. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled . . . . . . . . . . . . . . . . . . . . . . . . .24
Figure 13. Stop Mode Power-Fail Detection with Power-Fail Monitor Disabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
LIST OF TABLES
Table 1. Memory Areas and Associated Maximum Privilege Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Table 2. Watchdog Interrupt Timeout (Sysclk = 12MHz, CD[1:0] = 00) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Table 3. USART Mode Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
Table 4. Power-Fail Detection States During Normal Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
Table 5. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled . . . . . . . . . . . . . . . . . . . . . . . . . .24
Table 6. Stop Mode Power-Fail Detection States with Power-Fail Monitor Disabled . . . . . . . . . . . . . . . . . . . . . . . . . .25
_______________________________________________________________________________________
3
16-Bit Microcontroller with Infrared Module
ABSOLUTE MAXIMUM RATINGS
Voltage Range on V
with Respect to GND .......-0.3V to +3.6V
Operating Temperature Range...............................0°C to +70°C
Storage Temperature Range.............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Soldering Temperature (reflow) .......................................+260°C
DD
Voltage Range on Any Lead with Respect
to GND except V
-0.3V to (V
+ 0.5V)
DD
DD ......................................
Continuous Power Dissipation (Multilayer Board, T = +70°C)
A
32 TQFN (derate 34.5mW/°C above +70°C) ...........2758.6mW
40 TQFN (derate 35.7mW/°C above +70°C) ..............2963mW
44 TQFN (derate 37mW/°C above +70°C) ..............2758.6mW
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
MAXQ610
RECOMMENDED DC OPERATING CONDITIONS
(V
DD
= V to 3.6V, T = 0°C to +70°C.) (Note 1)
RST A
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
3.6
UNITS
Supply Voltage
V
DD
V
RST
V
V
1.8V Internal Regulator
V
1.62
1.8
1.8
1.98
REG18
Power-Fail Warning Voltage for
Supply (Notes 2, 3)
V
Monitors V
Monitors V
1.75
1.64
1.85
V
V
PFW
DD
Power-Fail Reset Voltage
(Note 4)
V
RST
1.67
1.70
1.42
DD
DD
Power-On Reset Voltage
RAM Data-Retention Voltage
Active Current (Note 6)
V
Monitors V
(Note 5)
1.0
1.0
V
V
POR
V
DRV
I
Sysclk = 12MHz
3.75
0.2
5.1
2.0
12
mA
DD_1
T
A
T
A
T
A
T
A
= +25°C
I
I
Power-Fail Off
S1
S2
= 0°C to +70°C
= +25°C
0.2
Stop-Mode Current
μA
22
29.5
42
Power-Fail On
(Notes 5, 7)
(Note 8)
= 0°C to +70°C
27.6
Current Consumption During
Power-Fail
[(3 x I ) + ((PCI - 3) x
S2
(I + I
S1
I
μA
nA
PFR
))]/PCI
NANO
Power Consumption During
Power-On Reset
I
100
POR
Stop-Mode Resume Time
t
375 + 8192t
μs
μs
ON
HFXIN
Power-Fail Monitor Startup Time
t
(Note 5)
150
PRM_ON
Power-Fail Warning Detection
Time
t
(Notes 5, 9)
10
μs
V
PFW
Input Low Voltage for IRTX,
IRRX, RESET, and All Port Pins
0.3 x
V
V
GND
IL
V
DD
Input High Voltage for IRTX,
IRRX, RESET, and All Port Pins
0.7 x
V
DD
V
V
V
mV
V
IH
DD
Input Hysteresis (Schmitt)
V
300
IHYS
0.3 x
Input Low Voltage for HFXIN
V
V
GND
IL_HFXIN
V
DD
4
_______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
RECOMMENDED DC OPERATING CONDITIONS (continued)
(V
DD
= V to 3.6V, T = 0°C to +70°C.) (Note 1)
RST A
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
0.7 x
Input High Voltage for HFXIN
V
V
DD
V
IH_HFXIN
V
DD
IRRX Input Filter Pulse-Width
Reject
t
50
ns
ns
IRRX_R
IRRX_A
IRRX Input Filter Pulse-Width
Accept
t
300
V
V
V
V
V
V
= 3.6V, I = 25mA (Note 5)
OL
1.0
1.0
1.0
0.5
0.5
0.5
DD
DD
DD
DD
DD
DD
Output Low Voltage for IRTX
V
V
= 2.35V, I = 10mA (Note 5)
OL
OL_IRTX
= 1.85V, I = 4.5mA
OL
= 3.6V, I = 11mA (Note 5)
OL
0.4
0.4
0.4
Output Low Voltage for RESET
and All Port Pins (Note 10)
V
V
V
= 2.35V, I = 8mA (Note 5)
OL
OL
= 1.85V, I = 4.5mA
OL
Output High Voltage for IRTX and
All Port Pins
V
0.5
-
DD
V
I
= -2mA
V
DD
OH
OH
Input/Output Pin Capacitance for
All Port Pins
C
I
(Note 5)
15
pF
nA
kꢀ
IO
Input Leakage Current
Internal pullup disabled
-100
16
+100
39
L
V
DD
V
DD
= 3.0V, V = 0.4V (Note 5)
28
30
Input Pullup Resistor for RESET,
IRTX, IRRX, and All Port Pins
OL
R
PU
= 2.0V, V = 0.4V
17
41
OL
EXTERNAL CRYSTAL/RESONATOR
Crystal/Resonator
f
t
1
12
MHz
ns
HFXIN
Crystal/Resonator Period
1/f
HFXIN
HFXIN
Crystal/Resonator Warmup Time
Oscillator Feedback Resistor
EXTERNAL CLOCK INPUT
External Clock Frequency
External Clock Period
t
From initial oscillation
(Note 5)
8192 x t
ms
XTAL_RDY
HFXIN
R
0.5
DC
45
1.0
1.5
12
55
Mꢀ
OSCF
f
t
MHz
ns
XCLK
XCLK
1/f
XCLK
External Clock Duty Cycle
t
%
XCLK_DUTY
f
HFIN
System Clock Frequency
f
t
MHz
MHz
CK
CK
HFXOUT = GND
f
XCLK
System Clock Period
1/f
CK
NANOPOWER RING OSCILLATOR
T
T
= +25°C
3.0
1.7
8.0
20.0
Nanopower Ring Oscillator
Frequency
A
f
t
I
kHz
%
NANO
NANO
NANO
= +25°C, V = POR voltage (Note 5)
2.4
40
A
DD
Nanopower Ring Oscillator Duty
Cycle
(Note 5)
Typical at V = 1.64V, T = +25°C
40
60
Nanopower Ring Oscillator
Current
DD
A
400
nA
(Note 5)
_______________________________________________________________________________________
5
16-Bit Microcontroller with Infrared Module
RECOMMENDED DC OPERATING CONDITIONS (continued)
(V
DD
= V to 3.6V, T = 0°C to +70°C.) (Note 1)
RST A
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
WAKE-UP TIMER
Wake-Up Timer Interval
FLASH MEMORY
65,535/
t
1/f
NANO
s
WAKEUP
f
NANO
MAXQ610
System Clock During Flash
Programming/Erase
f
6
MHz
ms
μs
FPSYSCLK
t
Mass erase
Page erase
20
20
40
40
ME
Flash Erase Time
t
ERASE
Flash Programming Time per
Word
t
(Note 11)
20
100
PROG
Write/Erase Cycles
Data Retention
IR
20,000
100
Cycles
Years
T
A
= +25°C
Carrier Frequency
f
(Note 5)
f
/2
Hz
IR
CK
Note 1: Specifications to 0°C are guaranteed by design and are not production tested.
Note 2: It is not recommended to write to flash memory when the supply voltage drops below the power-fail warning levels as
there is uncertainty in the duration of continuous power supply. The user application should check the status of the power-
fail warning flag before writing to flash to ensure complete write operations.
Note 3: The power-fail warning monitor and the power-fail reset monitor track each other with a minimum delta between the two of
0.11V.
Note 4: The power-fail reset and power-on-reset (POR) detectors operate in tandem to ensure that one or both signals are active
at all times when V
achieved.
< V . Doing so ensures the device maintains the reset state until the minimum operating voltage is
RST
DD
Note 5: Guaranteed by design and not production tested.
Note 6: Measured on the V pin and the part not in reset. All inputs are connected to GND or V . Outputs do not source/sink
DD
DD
any current. Part is executing code from flash memory.
Note 7: The power-check interval (PCI) can be set to always on, 1024, 2048, or 4096 nanopower ring oscillator clock cycles.
Note 8: Current consumption during POR when powering up while V
< V
.
DD
POR
Note 9: The minimum amount of time that V
must be below V
before a power-fail event is detected.
DD
PFW
Note 10: The maximum total current, I
(max) and I (max), for all listed outputs combined should not exceed 32mA to satisfy
OH
OL
the maximum specified voltage drop. This does not include the IRTX output.
Note 11: Programming time does not include overhead associated with utility ROM interface.
6
_______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
SPI ELECTRICAL CHARACTERISTICS
(V
DD
= V to 3.6V, T = 0°C to +70°C. AC electrical specifications are guaranteed by design and are not production tested.)
RST A
PARAMETER
SYMBOL
1/t
CONDITIONS
MIN
TYP
MAX
UNITS
MHz
MHz
ns
SPI Master Operating Frequency
SPI Slave Operating Frequency
SPI I/O Rise/Fall Time
f
f
/2
/4
MCK
CK
CK
1/t
SCK
SPI_RF
t
C = 15pF, pullup = 560ꢀ
8.3
23.6
L
SCLK Output Pulse-Width
High/Low
t
t
/2 -
MCK
t
, t
ns
ns
ns
ns
ns
ns
MCH MCL
SPI_RF
MOSI Output Hold Time After
SCLK Sample Edge
t
/2 -
MCK
t
t
MOH
MOV
t
SPI_RF
MOSI Output Valid to Sample
Edge
t
/2 -
MCK
t
SPI_RF
MISO Input Valid to SCLK
Sample Edge Rise/Fall Setup
t
25
0
MIS
MIH
MISO Input to SCLK Sample
Edge Rise/Fall Hold
t
t
/2 -
SPI_RF
MCK
SCLK Inactive to MOSI Inactive
t
MLH
t
SCLK Input Pulse-Width
High/Low
t
, t
t
/2
SCK
ns
ns
ns
SCH SCL
SSEL Active to First Shift Edge
t
t
t
SSE
SPI_RF
SPI_RF
MOSI Input to SCLK Sample
Edge Rise/Fall Setup
t
SIS
MOSI Input from SCLK Sample
Edge Transition Hold
t
t
ns
ns
SIH
SPI_RF
MISO Output Valid After SCLK
Shift Edge Transition
t
t
2t
SPI_RF
SOV
t
+
CK
SSEL Inactive
ns
ns
ns
SSH
t
t
SPI_RF
SCLK Inactive to SSEL Rising
t
SD
SPI_RF
MISO Output Disabled After
SSEL Edge Rise
2t
CK
+
t
SLH
2t
SPI_RF
_______________________________________________________________________________________
7
16-Bit Microcontroller with Infrared Module
Pin Description
PIN
NAME
FUNCTION
POWER PINS
32 TQFN
40 TQFN 44 TQFN
15, 29
18, 38
—
19, 41
V
Supply Voltage
DD
Ground. These pins must be directly connected to the ground plane. The 40-pin
TQFN package does not have any ground pins and connects to ground through
the exposed pad.
17, 20,
28, 42
13, 22, 30
GND
MAXQ610
Regulator Capacitor. This pin must be connected to ground through a 1.0μF
external ceramic-chip capacitor. The capacitor must be placed as close to this
pin as possible. No devices other than the capacitor should be connected to
this pin.
14
—
17
—
18
—
REGOUT
Exposed Pad. For the 32-pin TQFN package, leave unconnected.
For the 40-pin TQFN package, the exposed pad is internally connected to GND.
Connect to the ground plane.
EP
For the 44-pin TQFN package, the EP has no internal connection to the device.
Leave unconnected. Not intended as an electrical connection point.
RESET PINS
Digital, Active-Low, Reset Input/Output. The CPU is held in reset when this pin
is low and begins executing from the reset vector when released. The pin
includes pullup current source and should be driven by an open-drain, external
source capable of sinking in excess of 4mA. This pin is driven low as an output
when an internal reset condition occurs.
28
37
40
RESET
CLOCK PINS
High-Frequency Crystal Input. Connect external crystal or resonator between
HFXIN and HFXOUT as the high-frequency system clock. Alternatively, HFXIN is
the input for an external, high-frequency clock source when HFXOUT is
unconnected.
18
19
21
22
23
24
HFXIN
HFXOUT
IR FUNCTION PINS
IR Transmit Output. IR transmit pin capable of sinking 25mA. This pin defaults
to high-impedance input with the weak pullup disabled during all forms of reset.
Software must configure this pin after release from reset to remove the high-
impedance input condition.
31
32
39
40
43
44
IRTX
IRRX
IR Receive Input. IR receive pin. This pin defaults to high-impedance input with
the weak pullup disabled during all forms of reset. Software must configure this
pin after release from reset to remove the high-impedance input condition.
8
_______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
Pin Description (continued)
PIN
NAME
FUNCTION
32 TQFN
40 TQFN 44 TQFN
GENERAL-PURPOSE I/O AND SPECIAL FUNCTION PINS
General-Purpose, Digital, I/O, Type-C Port. These port pins function as
bidirectional I/O pins. All port pins default to high-impedance mode after a reset.
Software must configure these pins after release from reset to remove the high-
impedance input condition. All alternate functions must be enabled from
software.
P0.0–
P0.7;
IRTXM,
RX0, TX0,
RX1, TX1,
TBA0/
TBA1,
TBB0/
TBB1
32 TQFN
40 TQFN
44 TQFN
PORT
P0.0
P0.1
P0.2
P0.3
P0.4
P0.5
P0.6
P0.7
SPECIAL FUNCTION
1
2
3
4
5
6
7
8
1
3
1
3
IRTXM
RX0
1, 3,
1, 3, 5–10
1–8
5–10
5
5
TX0
6
6
RX1
7
7
TX1
8
8
TBA0/TBA1
TBB0
TBB1
9
9
10
10
General-Purpose, Digital, I/O, Type-D Port; External Edge-Selectable Interrupt.
These port pins function as bidirectional I/O pins or as interrupts. All port pins
default to high-impedance mode after a reset. Software must configure these
pins after release from reset to remove the high-impedance input condition. All
interrupt functions must be enabled from software.
32 TQFN
40 TQFN
11
44 TQFN
11
PORT
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
SPECIAL FUNCTION
P1.0–
P1.7;
INT0–
INT7
9
INT0
INT1
INT2
INT3
INT4
INT5
INT6
INT7
11–14,
19, 20,
23, 24
11–14,
21, 22,
25, 26
9–12, 16,
17, 20, 21
10
11
12
16
17
20
21
12
12
13
13
14
14
19
21
20
22
23
25
24
26
_______________________________________________________________________________________
9
16-Bit Microcontroller with Infrared Module
Pin Description (continued)
PIN
40 TQFN 44 TQFN
NAME
FUNCTION
32 TQFN
General-Purpose, Digital, I/O, Type-C Port. These port pins function as
bidirectional I/O pins. P2.0–P2.3 default to high-impedance mode after a reset.
Software must configure these pins after release from reset to remove the high-
impedance input condition. All alternate functions must be enabled from
software. Enabling the pin’s special function disables the general-purpose I/O
on the pin.
MAXQ610
The JTAG pins (P2.4–P2.7) default to their JTAG function with weak pullups
enabled after a reset. The JTAG function can be disabled using the TAP bit in
the SC register.
P2.0–
P2.7;
P2.7 functions as the JTAG test-data output on reset and defaults to an input
with a weak pullup. The output function of the test data is only enabled during
the TAP’s Shift_IR or Shift_DR states.
MOSI,
MISO,
SCLK,
SSEL,
TCK, TDI,
TMS,
25, 26,
29–32,
35, 36
27, 29,
32–35,
38, 39
24–27
32 TQFN
40 TQFN
25
44 TQFN
27
PORT
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6
P2.7
SPECIAL FUNCTION
—
—
—
—
24
25
26
27
MOSI
MISO
SCLK
SSEL
TCK
26
29
TDO
29
32
30
33
31
34
32
35
TDI
35
38
TMS
TDO
36
39
General-Purpose, Digital, I/O, Type-D Port; External Edge-Selectable Interrupt.
These port pins function as bidirectional I/O pins or as interrupts. All port pins
default to high-impedance mode after a reset. Software must configure these
pins after release from reset to remove the high-impedance input condition. All
interrupt functions must be enabled from software.
32 TQFN
40 TQFN
44 TQFN
PORT
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
SPECIAL FUNCTION
2, 4, 15,
16, 30,
31, 36,
37
P3.0–
P3.7;
INT8–
INT15
—
—
—
—
—
—
—
—
2
2
INT8
INT9
2, 4, 15,
16, 27,
—
4
4
28, 33, 34
15
16
27
28
33
34
15
16
30
31
36
37
INT10
INT11
INT12
INT13
INT14
INT15
NO CONNECTION PINS
No Connection. Reserved for future use. Leave this pin unconnected.
23
—
—
N.C.
10 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
peting microcontrollers. An integrated POR circuit with
Block Diagram
brownout support resets the device to a known condi-
tion following a power-up cycle or brownout condition.
Additionally, a power-fail warning flag is set and a
power-fail interrupt can be generated when the system
voltage falls below the power-fail warning voltage,
MAXQ610
V
PFW
. The power-fail warning feature allows the appli-
16-BIT MAXQ
RISC CPU
IR DRIVER
IR TIMER
SPI
cation to notify the user that the system supply is low
and appropriate action should be taken.
REGULATOR
VOLTAGE
MONITOR
4KB ROM
SECURE MMU
64KB FLASH
2KB SRAM
Microprocessor
CLOCK
The MAXQ610 is based on Maxim’s MAXQ core. The
MAXQ is a low-power implementation of the new 16-bit
MAXQ family of RISC cores. The core supports the
Harvard memory architecture with separate 16-bit pro-
gram and data address buses. A fixed 16-bit instruction
word is standard, but data can be arranged in 8 or 16
bits. The MAXQ core in the MAXQ610 family is imple-
mented as a pipelined processor with performance
approaching 1MIPS per MHz. The 16-bit data path is
implemented around register modules, and each regis-
ter module contributes specific functions to the core.
The accumulator module consists of sixteen 16-bit regis-
ters and is tightly coupled with the arithmetic logic unit
(ALU). A configurable soft stack supports program flow.
GPIO
WATCHDOG
USART0
USART1
8kHz NANO
RING
16-BIT TIMER
16-BIT TIMER
Detailed Description
The MAXQ610 microcontroller provides integrated, low-
cost solutions that simplify the design of IR communica-
tions equipment such as universal remote controls.
Standard features include the highly optimized, single-
cycle, MAXQ 16-bit RISC core, 64KB of flash memory,
2KB data RAM, a soft stack, 16 general-purpose regis-
ters, and three data pointers. The MAXQ core offers the
industry’s best MIPS/mA rating, allowing developers to
achieve the same performance as competing micro-
controllers at substantially lower clock rates. Combining
lower active-mode current with the MAXQ610 stop-
mode current (0.2µA typical) results in increased bat-
tery life. Application-specific peripherals include
flexible timers for generating IR carrier frequencies and
modulation, a high-current IR drive pin capable of sink-
ing up to 25mA current, and output pins capable of
sinking up to 5mA ideal for IR applications, general-
purpose I/O pins ideal for keypad matrix input, and a
power-fail-detection circuit to notify the application
when the supply voltage is nearing the minimum oper-
ating voltage of the microcontroller.
Execution of instructions is triggered by data transfer
between functional register modules or between a func-
tional register module and memory. Because data
movement involves only source and destination mod-
ules, circuit-switching activities are limited to active
modules only. For power-conscious applications, this
approach localizes power dissipation and minimizes
switching noise. The modular architecture also provides
a maximum of flexibility and reusability that is important
for a microprocessor used in embedded applications.
The MAXQ instruction set is highly orthogonal. All arith-
metical and logical operations can use any register in
conjunction with the accumulator. Data movement is
supported from any register to any other register.
Memory is accessed through specific data-pointer reg-
isters with automatic increment/decrement support.
At the heart of the MAXQ610 is the MAXQ 16-bit RISC
core. The MAXQ610 operates from DC to 12MHz and
almost all instructions execute in a single clock cycle
(83.3ns at 12MHz), enabling nearly 12MIPS true code
operation. When active device operation is not
required, an ultra-low-power stop mode can be invoked
from software resulting in quiescent current consump-
tion of less than 0.2µA typical and 2.0µA maximum. The
combination of high-performance instructions and ultra-
low stop-mode current increases battery life over com-
Memory
The MAXQ610 incorporates several memory types that
include the following:
• 64KB program flash
• 2KB SRAM data memory
• 5.25KB utility ROM
• Soft stack
______________________________________________________________________________________ 11
16-Bit Microcontroller with Infrared Module
Table 1. Memory Areas and Associated Maximum Privilege Levels
AREA
System
PAGE ADDRESS
0 to ULDR-1
ULDR to UAPP-1
UAPP to top
N/A
MAXIMUM PRIVILEGE LEVEL
High
Medium
Low
User Loader
User Application
Utility ROM
Other (RAM)
High
N/A
Low
MAXQ610
The ROM software determines whether the program
execution should immediately jump to location 0000h,
the start of system code, or to one of the special rou-
tines mentioned. Routines within the utility ROM are
user accessible and can be called as subroutines by
the application software. More information on the utility
ROM functions is contained in the MAXQ610 User’s
Guide.
Memory Protection
The optional memory-protection feature separates code
memory into three areas: system, user loader, and user
application. Code in the system area can be kept confi-
dential. Code in the user areas can be prevented from
reading and writing system code. The user loader can
also be protected from user application code.
Memory protection is implemented using privilege lev-
els for code. Each area has an associated privilege
level. RAM/ROM are assigned privilege levels as well.
Refer to the MAXQ610 User’s Guide for a more thor-
ough explanation of the topic. See Table 1.
Some applications require protection against unautho-
rized viewing of program code memory. For these
applications, access to in-system programming, in-
application programming, or in-circuit debugging func-
tions is prohibited until a password has been supplied.
The password is defined as the 16 words of physical
program memory at addresses 0010h to 001Fh.
Stack Memory
A 16-bit-wide internal stack provides storage for program
return addresses and can also be used general-purpose
data storage. The stack is used automatically by the
processor when the CALL, RET, and RETI instructions
are executed and when an interrupt is serviced. An
application can also store values in the stack explicitly by
using the PUSH, POP, and POPI instructions.
Three password locks are provided for protection of up
to three different program memory segments. When the
PWL is set to 1 (POR default) and the contents of the
memory at addresses 0010h to 001Fh are any value
other than FFh or 00h, the password is required to
access the utility ROM, including in-circuit debug and
in-system programming routines that allow reading or
writing of internal memory. When PWL is cleared to 0,
these utilities are fully accessible without password.
The password is automatically set to all ones following
a mass erase.
On reset, the stack pointer, SP, initializes to the top of
the stack (0Fh). The CALL, PUSH, and interrupt-vector-
ing operations increment SP, then store a value at the
location pointed to by SP. The RET, RETI, POP, and
POPI operations retrieve the value at SP and then
decrement SP.
Watchdog Timer
Utility ROM
The utility ROM is a 5.25KB block of internal ROM mem-
ory that defaults to a starting address of 8000h. The util-
ity ROM consists of subroutines that can be called from
application software. These include the following:
An internal watchdog timer greatly increases system
reliability. The timer resets the device if software execu-
tion is disturbed. The watchdog timer is a free-running
counter designed to be periodically reset by the appli-
cation software. If software is operating correctly, the
counter is periodically reset and never reaches its max-
imum count. However, if software operation is interrupt-
ed, the timer does not reset, triggering a system reset
and optionally a watchdog timer interrupt. This protects
the system against electrical noise or ESD upsets that
could cause uncontrolled processor operation. The
internal watchdog timer is an upgrade to older designs
with external watchdog devices, reducing system cost
and simultaneously increasing reliability.
• In-system programming (bootstrap loader) using
JTAG interface
• In-circuit debug routines
• Test routines (internal memory tests, memory loader,
etc.)
• User-callable routines for in-application flash pro-
gramming and fast table lookup
Following any reset, execution begins in the utility ROM.
12 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
Table 2. Watchdog Interrupt Timeout (Sysclk = 12MHz, CD[1:0] = 00)
WATCHDOG RESET AFTER
WATCHDOG INTERRUPT (μs)
WD[1:0]
WATCHDOG CLOCK
WATCHDOG INTERRUPT TIMEOUT
15
00
01
10
11
Sysclk/2
2.7ms
21.9ms
174.7ms
1.4s
42.7
42.7
42.7
42.7
18
Sysclk/2
21
Sysclk/2
24
Sysclk/2
The watchdog timer functions as the source of both the
watchdog-timer timeout and the watchdog-timer reset.
The timeout period can be programmed in a range of
can be allowed to continue free-running throughout the
receive operation. An overflow occurs when the IR timer
value rolls over from 0FFFFh to 0000h. The IR overflow
flag (IROV) is set to 1 and an interrupt is generated if
enabled (IRIE = 1).
15
24
2
to 2 system clock cycles. An interrupt is generat-
ed when the timeout period expires if the interrupt is
enabled. All watchdog-timer resets follow the pro-
grammed interrupt timeouts by 512 system clock
cycles. If the watchdog timer is not restarted for another
full interval in this time period, a system reset occurs
when the reset timeout expires. See Table 2.
Carrier Generation Module
The IRCAH byte defines the carrier high time in terms of
the number of IR input clocks, whereas the IRCAL byte
defines the carrier low time.
IRDIV[1:0]
IR Input Clock (f
) = f /2
SYS
IRCLK
IR Carrier Generation and
Modulation Timer
Carrier Frequency (f
IRCLK
) =
CARRIER
/(IRCAH + IRCAL + 2)
f
The dedicated IR timer/counter module simplifies low-
speed IR communication. The IR timer implements two
pins (IRTX and IRRX) for supporting IR transmit and
receive, respectively. The IRTX pin has no correspond-
ing port pin designation, so the standard PD, PO, and
PI port control status bits are not present. However, the
IRTX pin output can be manipulated high or low using
the PWCN.IRTXOUT and PWCN.IRTXOE bits when the
IR timer is not enabled (i.e., IREN = 0).
Carrier High Time = IRCAH + 1
Carrier Low Time = IRCAL + 1
Carrier Duty Cycle = (IRCAH + 1)/(IRCAH + IRCAL + 2)
During transmission, the IRCA register is latched for
each IRV downcount interval and is sampled along with
the IRTXPOL and IRDATA bits at the beginning of each
new IRV downcount interval so that duty-cycle variation
and frequency shifting is possible from one interval to
the next, which is illustrated in Figure 1.
The IR timer is composed of two separate timing enti-
ties: a carrier generator and a carrier modulator. The
carrier generation module uses the 16-bit IR Carrier
register (IRCA) to define the high and low time of the
carrier through the IR carrier high byte (IRCAH) and IR
carrier low byte (IRCAL). The carrier modulator uses the
IR data bit (IRDATA) and IR Modulator Time register
(IRMT) to determine whether the carrier or the idle con-
dition is present on IRTX.
Figure 2 illustrates the basic carrier generation and its
path to the IRTX output pin. The IR transmit polarity bit
(IRTXPOL) defines the starting/idle state and the carrier
polarity of the IRTX pin when the IR timer is enabled.
IR Transmission
During IR transmission (IRMODE = 1), the carrier gener-
ator creates the appropriate carrier waveform, while the
carrier modulator performs the modulation. The carrier
modulation can be performed as a function of carrier
cycles or IRCLK cycles dependent on the setting of the
IRCFME bit. When IRCFME = 0, the IRV downcounter is
clocked by the carrier frequency and thus the modula-
tion is a function of carrier cycles. When IRCFME = 1,
the IRV downcounter is clocked by IRCLK, allowing car-
rier modulation timing with IRCLK resolution.
The IR timer is enabled when the IR enable bit (IREN) is
set to 1. The IR Value register (IRV) defines the begin-
ning value for the carrier modulator. During transmis-
sion, the IRV register is initially loaded with the IRMT
value and begins down counting towards 0000h,
whereas in receive mode it counts upward from the ini-
tial IRV register value. During the receive operation, the
IRV register can be configured to reload with 0000h
when capture occurs on detection of selected edges or
______________________________________________________________________________________ 13
16-Bit Microcontroller with Infrared Module
IRCA
IRMT
IRCA = 0202h
IRMT = 3
IRCA = 0002h
IRMT = 5
IRCA, IRMT, IRDATA SAMPLED AT END OF IRV
DOWNCOUNT INTERVAL
MAXQ610
3
2
1
0
5
4
3
2
1
0
CARRIER OUTPUT
(IRV)
IRDATA
0
1
0
IR INTERRUPT
IRTX
IRTXPOL = 1
IRTX
IRTXPOL = 0
Figure 1. IR Transmit Frequency Shifting Example (IRCFME = 0)
IRTXPOL
0
1
CARRIER GENERATION
IRTX PIN
IRCLK
CARRIER
IRCAH + 1
IRCAL + 1
IRCFME
0
1
SAMPLE
IRDATA ON
IRV = 0000h
IR INTERRUPT
IRDATA
IRMT
CARRIER MODULATION
Figure 2. IR Transmit Carrier Generation and Carrier Modulator Control
14 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
The IRTXPOL bit defines the starting/idle state as well
as the carrier polarity for the IRTX pin. If IRTXPOL = 1,
the IRTX pin is set to a logic-high when the IR timer
module is enabled. If IRTXPOL = 0, the IRTX pin is set
to a logic-low when the IR timer is enabled.
3) Generates IRTX accordingly.
4) Sets IRIF to 1.
5) Generates an interrupt to the CPU if enabled (IRIE = 1).
To terminate the current transmission, the user can
switch to receive mode (IRMODE = 0) or clear IREN to 0.
A separate register bit, IR data (IRDATA), is used to
determine whether the carrier generator output is out-
put to the IRTX pin for the next IRMT carrier cycles.
When IRDATA = 1, the carrier waveform (or inversion of
this waveform if IRTXPOL = 1) is output on the IRTX pin
during the next IRMT cycles. When IRDATA = 0, the
idle condition, as defined by IRTXPOL, is output on the
IRTX pin during the next IRMT cycles.
Carrier Modulation Time = IRMT + 1 carrier cycles
IR Transmit—Independent External Carrier
and Modulator Outputs
The normal transmit mode modulates the carrier based
upon the IRDATA bit. However, the user has the option
to input the modulator (envelope) on an external pin if
desired. If the IRENV[1:0] bits are configured to 01b or
10b, the modulator/envelope is output to the IRTXM pin.
The IRDATA bit is output directly to the IRTXM pin (if
IRTXPOL = 0) on each IRV downcount interval bound-
ary just as if it were being used to internally modulate
the carrier frequency. If IRTXPOL = 1, the inverse of the
IRDATA bit is output to the IRTXM pin on the IRV inter-
val downcount boundaries. The envelope output is illus-
trated in Figure 4. When the envelope mode is enabled,
it is possible to output either the modulated (IRENV[1:0]
= 01b) or unmodulated (IRENV[1:0] = 10b) carrier to
the IRTX pin.
The IR timer acts as a downcounter in transmit mode.
An IR transmission starts when 1) the IREN bit is set to
1 when IRMODE = 1, 2) the IRMODE bit is set to 1
when IREN = 1, or 3) when IREN and IRMODE are both
set to 1 in the same instruction. The IRMT and IRCA
registers, along with the IRDATA and IRTXPOL bits, are
sampled at the beginning of the transmit process and
every time the IR timer value reloads its value. When
the IRV reaches 0000h value, on the next carrier clock,
it does the following:
1) Reloads IRV with IRMT.
2) Samples IRCA, IRDATA, and IRTXPOL.
IRMT = 3
CARRIER OUTPUT
(IRV)
3
2
1
0
3
2
1
0
IRDATA
0
1
0
IR INTERRUPT
IRTX
IRTXPOL = 1
IRTX
IRTXPOL = 0
Figure 3. IR Transmission Waveform (IRCFME = 0)
______________________________________________________________________________________ 15
16-Bit Microcontroller with Infrared Module
IRTXM
IRTXPOL = 1
IRTXM
IRTXPOL = 0
MAXQ610
IRDATA
1
0
1
0
1
0
1
0
IR INTERRUPT
IRV INTERVAL
IRMT
IRMT
IRMT
IRMT
Figure 4. External IRTXM (Modulator) Output
CARRIER GENERATION
CARRIER MODULATION
IRCLK
0
1
IR TIMER OVERFLOW
IRCAH + 1
IRCAL + 1
INTERRUPT TO CPU
0000h
IRV
IRCFME
IR INTERRUPT
COPY IRV TO IRMT
ON EDGE DETECT
IRXRL
RESET IRV TO 0000h
IRRX PIN
EDGE DETECT
IRDATA
Figure 5. IR Capture
fied capture event as defined by IRRXSEL happens.
The IRV register is, by default, counting carrier cycles
as defined by the IRCA register. However, the IR carrier
frequency detect (IRCFME) bit can be set to 1 to allow
clocking of the IRV register directly with the IRCLK for
finer resolution. When IRCFME = 0, the IRCA defined
carrier is counted by IRV. When IRCFME = 1, the
IRCLK clocks the IRV register.
IR Receive
When configured in receive mode (IRMODE = 0), the IR
hardware supports the IRRX capture function. The
IRRXSEL[1:0] bits define which edge(s) of the IRRX pin
should trigger IR timer capture function.
The IR module starts operating in the receive mode
when IRMODE = 0 and IREN = 1. Once started, the IR
timer (IRV) starts up counting from 0000h when a quali-
16 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
On the next qualified event, the IR module does the
following:
mode until it is stopped by switching into transmit mode
(IRMODE = 1) or clearing IREN = 0.
1) Captures the IRRX pin state and transfers its value to
IRDATA. If a falling edge occurs, IRDATA = 0. If a
rising edge occurs, IRDATA = 1.
Carrier Burst-Count Mode
A special mode reduces the CPU processing burden
when performing IR learning functions. Typically, when
operating in an IR learning capacity, some number of
carrier cycles are examined for frequency determina-
tion. Once the frequency has been determined, the IR
receive function can be reduced to counting the number
of carrier pulses in the burst and the duration of the
combined mark-space time within the burst. To simplify
this process, the receive burst-count mode (as enabled
by the RXBCNT bit) can be used. When RXBCNT = 0,
the standard IR receive capture functionality is in place.
2) Transfers its current IRV value to the IRMT.
3) Resets IRV content to 0000h (if IRXRL = 1).
4) Continues counting again until the next qualified
event.
If the IR timer value rolls over from 0FFFFh to 0000h
before a qualified event happens, the IR timer overflow
(IROV) flag is set to 1 and an interrupt generated if
enabled. The IR module continues to operate in receive
CARRIER FREQUENCY
CALCULATION
IRMT = PULSE COUNTING
IRMT = PULSE COUNTING
IRV = CARRIER CYCLE COUNTING
IRRX
IRV
IRMT
1
2
3
4
6
7
8
9
5
CAPTURE INTERRUPT (IRIF = 1).
IRV ≥ IRMT.
1
TO
4
5
IRV = 0 (IF IRXRL = 1).
SOFTWARE SETS IRCA = CARRIER FREQUENCY.
SOFTWARE SETS RXBCNT = 1 (WHICH CLEARS IRMT = 0001 IN HARDWARE).
SOFTWARE CLEARS IRCFME = 0 SO THAT IRV COUNTS CARRIER CYCLES. IRV IS RESET TO 0 ON QUALIFIED EDGE DETECTION IF IRXRL = 1.
SOFTWARE ADDS TO IRMT THE NUMBER OF PULSES USED FOR CARRIER MEASUREMENT.
IRCA x 2x COUNTER FOR SPACE CAN BEGIN IMMEDIATELY (QUALIFIED EDGE RESETS).
QUALIFIED EDGE DETECTED: IRMT++
IRV RESET TO 0 IF IRXRL = 1.
6
7
IRCA x 2 PERIOD ELAPSES: IRIF = 1; CARRIER ABSENCE = SPACE.
BURST MARK = IRMT PULSES.
SOFTWARE CLEARS RXBCNT = 0 SO THAT WE CAPTURE ON THE NEXT QUALIFIED EDGE.
8
9
QUALIFIED EDGE DETECTED: IRIF = 1, CAPTURE IRV ≥ IRMT AS THE BURST SPACE (PLUS UP TO ONE CARRIER CYCLE).
SOFTWARE SET RXBCNT = 1 AS IN (5).
CONTINUE (5) TO (8) UNTIL LEARNING SPACE EXCEEDS SOME DURATION. IRV ROLLOVERS CAN BE USED.
Figure 6. Receive Burst-Count Example
______________________________________________________________________________________ 17
16-Bit Microcontroller with Infrared Module
When RXBCNT = 1, the IRV capture operation is dis-
abled and the interrupt flag associated with the capture
no longer denotes a capture. In the carrier burst-count
mode, the IRMT register is now used only to count quali-
fied edges. The IRIF interrupt flag (normally used to sig-
nal a capture when RXBCNT = 0) now becomes set if
ever two IRCA cycles elapse without getting a qualified
edge. The IRIF interrupt flag thus denotes absence of
the carrier and the beginning of a space in the receive
signal. When the RXBCNT bit is changed from 0 to 1,
the IRMT register is set to 0001h. The IRCFME bit is still
used to define whether the IRV register is counting sys-
tem IRCLK clocks or IRCA-defined carrier cycles. The
IRXRL bit is still used to define whether the IRV register
is reloaded with 0000h on detection of a qualified edge
(per the IRXSEL[1:0] bits). Figure 6 and the descriptive
sequence embedded in the figure illustrate the expect-
ed usage of the receive burst-count mode.
While the microcontroller is in a reset state, all port pins
become high impedance with weak pullups disabled,
unless otherwise noted.
From a software perspective, each port appears as a
group of peripheral registers with unique addresses.
Special function pins can also be used as general-pur-
pose I/O pins when the special functions are disabled.
For a detailed description of the special functions avail-
able for each pin, refer to the part-specific user manual.
The MAXQ610 User’s Guide describes all special func-
tions available on the MAXQ610.
MAXQ610
USART
The USART units are implemented with the following
characteristics:
• 2-wire interface
• Full-duplex operation for asynchronous data transfers
• Half-duplex operation for synchronous data transfers
• Programmable interrupt for receive and transmit
• Independent baud-rate generator
16-Bit Timers/Counters
The MAXQ610 provides two timers/counters that sup-
port the following functions:
• 16-bit timer/counter
• Programmable 9th bit parity support
• Start/stop bit support
• 16-bit up/down autoreload
• Counter function of external pulse
• 16-bit timer with capture
Serial Peripheral Interface (SPI)
The integrated SPI provides an independent serial
communication channel that communicates synchro-
nously with peripheral devices in a multiple master or
multiple slave system. The interface allows access to a
4-wire, full-duplex serial bus, and can be operated in
either master mode or slave mode. Collision detection
is provided when two or more masters attempt a data
transfer at the same time.
• 16-bit timer with compare
• Input/output enhancements for pulse-width modulation
• Set/reset/toggle output state on comparator match
n
• Prescaler with 2 divider (for n = 0, 2, 4, 6, 8, 10)
General-Purpose I/O
The MAXQ610 provides port pins for general-purpose
I/Os that have the following features:
The maximum SPI master transfer rate is Sysclk/2.
When operating as an SPI slave, the MAXQ610 can
support up to a Sysclk/4 SPI transfer rate. Data is trans-
ferred as an 8-bit or 16-bit value, MSB first. In addition,
the SPI module supports configuration of active SSEL
state through the slave active select.
• CMOS output drivers
• Schmitt trigger inputs
• Optional weak pullup to V
mode
when operating in input
DD
Table 3. USART Mode Details
MODE
Mode 0
Mode 1
Mode 2
Mode 3
TYPE
START BITS
DATA BITS
STOP BITS
Synchronous
Asynchronous
Asynchronous
Asynchronous
N/A
1
8
N/A
1
8
1
8 + 1
8 + 1
1
1
1
18 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
SHIFT
SAMPLE
SHIFT
SAMPLE
SSEL
t
MCK
SCLK
CKPOL/CKPHA
0/1 OR 1/0
t
t
MCL
MCH
SCLK
CKPOL/CKPHA
0/0 OR 1/1
t
MOH
t
t
t
MLH
MOV
RF
MOSI
MISO
MSB
MSB-1
LSB
t
t
MIH
MIS
MSB
MSB-1
LSB
Figure 7. SPI Master Communication Timing
SHIFT
SAMPLE
SHIFT
SAMPLE
t
SSEL
SSH
t
SSE
t
SD
t
SCK
SCLK
CKPOL/CKPHA
0/1 OR 1/0
t
t
SCL
SCH
SCLK
CKPOL/CKPHA
0/0 OR 1/1
t
t
SIH
SIS
MOSI
MISO
MSB
MSB-1
LSB
t
t
t
SLH
SOV
RF
MSB
MSB-1
LSB
Figure 8. SPI Slave Communication Timing
______________________________________________________________________________________ 19
16-Bit Microcontroller with Infrared Module
ty is not required, a commercial gang programmer can
On-Chip Oscillator
be used for mass programming. Activating the JTAG
An external quartz crystal or a ceramic resonator can
interface and loading the test access port (TAP) with
be connected between HFXIN and HFXOUT on the
MAXQ610, as illustrated in Figure 9.
the system programming instruction invokes the boot-
strap loader. Setting the SPE bit to 1 during reset
Noise at HFXIN and HFXOUT can adversely affect on-
chip clock timing. It is good design practice to place
the crystal and capacitors near the oscillator circuitry
and connect HFXIN and HFXOUT to ground with a
direct short trace. The typical values of external capaci-
tors vary with the type of crystal to be used and should
be initially selected based on the load capacitance as
suggested by the crystal manufacturer.
through the JTAG interface executes the bootstrap-
loader-mode program that resides in the utility ROM.
When programming is complete, the bootstrap loader
can clear the SPE bit and reset the device, allowing the
device to bypass the utility ROM and begin execution
of the application software.
MAXQ610
In addition, the ROM loader also enforces the memory-
protection policies. 16-word passwords are required to
access the ROM loader interface.
ROM Loader
Loading memory is not possible for ROM-only versions
of the MAXQ610 family.
The MAXQ610 includes a ROM loader. The loader
denies access to the system, user loader, or user-appli-
cation memories unless an area-specific password is
provided. The ROM loader is not available in ROM-only
versions of the MAXQ610.
In-Application Flash
Programming
From user-application code, flash can be programmed
using the ROM utility functions from either C or assem-
bly language. The function declarations that follow
show examples of some of the ROM utility functions
provided for in-application flash programming.
Loading Flash Memory
An internal bootstrap loader allows the device to be
reloaded over a simple JTAG interface. As a result,
software can be upgraded in-system, eliminating the
need for a costly hardware retrofit when updates are
required. Remote software uploads are possible that
enable physically inaccessible applications to be fre-
quently updated. The interface hardware can be a
JTAG connection to another microcontroller, or a con-
nection to a PC serial port using a serial-to-JTAG con-
verter, such as the MAXQJTAG-001 available from
Maxim Integrated Products. If in-system programmabili-
/* Write one 16-bit word to code address 'dest'.
* Dest must be aligned to 16 bits.
* Returns 0 = failure, 1 = OK.
*/
int flash_write (uint16_t dest, uint16_t data);
V
DD
HFXIN
CLOCK CIRCUIT
STOP
R
F
C1
MAXQ610
HFXOUT
C2
RF = 1MΩ 50%
C1 = C2 = 30pF
Figure 9. On-Chip Oscillator
20 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
To erase, the following function would be used:
/* Erase the given Flash page
* addr: Flash offset (anywhere within page)
*/
1) Background Mode
• CPU is executing the normal user program.
• Allows the host to configure and set up the in-cir-
cuit debugger.
2) Debug Mode
int flash_erasepage(uint16_t addr);
• The debugger takes over the control of the CPU.
The in-application flash programming must call ROM
utility functions to erase and program any of the flash
memory. Memory protection is enforced by the ROM
utilty functions.
• Read/write accesses to internal registers and
memory.
• Single-step of the CPU for trace operation.
In-application programming is not available in ROM-
only versions of the MAXQ610 family.
The interface to the debug engine is the TAP controller.
The interface allows for communication with a bus mas-
ter that can either be automatic test equipment or a
component that interfaces to a higher level test bus as
part of a complete system. The communication oper-
ates across a 4-wire serial interface from a dedicated
TAP that is compatible to the JTAG IEEE Std 1149. The
TAP provides an independent serial channel to commu-
nicate synchronously with the host system.
In-Circuit Debug and JTAG
Interface
Embedded debug hardware and software are devel-
oped and integrated into the MAXQ610 to provide full
in-circuit debugging capability in a user application
environment. These hardware and software features
include:
To prevent unauthorized access of the protected mem-
ory regions through the JTAG interface, the debug
engine prevents modification of the privilege registers
and disallows all access to system memory, unless
memory protection is disabled. In addition, all services
(such as register display or modification) are denied
when code is executing inside the system area.
• A debug engine.
• A set of registers providing the ability to set break-
points on register, code, or data using debug service
routines stored in ROM.
Collectively, these hardware and software features sup-
port two modes of in-circuit debug functionality:
The debugger is not available for ROM-only versions of
the MAXQ610 family.
DEBUG
SERVICE
ROUTINES
(UTILITY ROM)
MAXQ610
CPU
DEBUG
ENGINE
TMS
TCK
TDI
CONTROL
BREAKPOINT
ADDRESS
DATA
TAP
CONTROLLER
TDO
Figure 10. In-Circuit Debugger
______________________________________________________________________________________ 21
16-Bit Microcontroller with Infrared Module
(PFD) bit in the PWCN register. The reset default state
Operating Modes
for the PFD bit is 1, which disables the power-fail moni-
The lowest power mode of operation for the MAXQ610
tor function during stop mode. If power-fail monitoring
is stop mode. In this mode, CPU state and memories
is disabled (PFD = 1) during stop mode, the circuitry
are preserved, but the CPU is not actively running.
responsible for generating a power-fail warning or reset
Wake-up sources include external I/O interrupts, the
is shut down and neither condition is detected. Thus,
power-fail warning interrupt, or a power-fail reset. Any
the V
< V
condition does not invoke a reset state.
DD
RST
time the microcontroller is in a state where code does
not need to be executed, the user software can put the
MAXQ610 into stop mode. The nanopower ring oscilla-
tor is an internal ultra-low-power (400nA), 8kHz ring
oscillator that can be used to drive a wake-up timer that
exits stop mode. The wake-up timer is programmable
by software in steps of 125µs up to approximately 8s.
However, in the event that V
falls below the POR
DD
level, a POR is generated. The power-fail monitor is
enabled prior to stop mode exit and before code exe-
MAXQ610
cution begins. If a power-fail warning condition (V
PFW
<
DD
V
) is then detected, the power-fail interrupt flag is
set on stop mode exit. If a power-fail condition is
detected (V
< V ), the CPU goes into reset.
RST
DD
The power-fail monitor is always on during normal oper-
ation. However, it can be selectively disabled during
stop mode to minimize power consumption. This fea-
ture is enabled using the power-fail monitor disable
Power-Fail Detection
Figures 11, 12, and 13 show the power-fail detection
and response during normal and stop mode operation.
V
DD
t < t
PFW
t ≥ t
t ≥ t
t ≥ t
PFW
PFW
PFW
C
V
PFW
G
V
RST
E
H
F
B
D
V
POR
I
A
INTERNAL RESET
(ACTIVE HIGH)
Figure 11. Power-Fail Detection During Normal Operation
22 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
Table 4. Power-Fail Detection States During Normal Operation
INTERNAL
REGULATOR
CRYSTAL
OSCILLATOR
SRAM
RETENTION
STATE POWER-FAIL
COMMENTS
A
B
On
On
Off
Off
—
V
< V
DD POR.
V
< V < V
RST.
POR
DD
Crystal warmup time, t
CPU held in reset.
.
On
On
—
XTAL_RDY
V
> V
.
RST
DD
C
D
On
On
On
On
On
On
—
—
CPU normal operation.
Power drop too short.
Power-fail not detected.
V
RST
< V < V
.
DD
PFW
PFI is set when V
< V < V
and maintains
PFW
RST
DD
E
On
On
On
—
this state for at least t
, at which time a power-
PFW
fail interrupt is generated (if enabled).
CPU continues normal operation.
V
< V < V
DD RST.
POR
Power-fail detected.
CPU goes into reset.
Power-fail monitor turns on periodically.
On
F
G
H
I
Off
On
Off
Off
Off
On
Off
Off
Yes
—
(Periodically)
V
DD
> V
RST.
Crystal warmup time, t
CPU resumes normal operation from 8000h.
.
On
XTAL_RDY
V
< V < V
POR
DD
RST.
Power-fail detected.
CPU goes into reset.
Power-fail monitor is turned on periodically.
On
Yes
—
(Periodically)
V
DD
< V
POR.
Device held in reset.
No operation allowed.
Off
If a reset is caused by a power-fail, the power-fail moni-
tor can be set to one of the following intervals:
detection, V
is monitored for an additional nanopow-
DD
er ring oscillator period. If V
remains above V
for
DD
RST
the third nanopower ring period, the CPU exits the reset
state and resumes normal operation from utility ROM at
8000h after satisfying the crystal warmup period.
• Always on—continuous monitoring
11
• 2 nanopower ring oscillator clocks (~256ms)
12
• 2 nanopower ring oscillator clocks (~512ms)
If a reset is generated by any other event, such as the
RESET pin being driven low externally or the watchdog
timer, the power-fail, internal regulator, and crystal
remain on during the CPU reset. In these cases, the
CPU exits the reset state in less than 20 crystal cycles
after the reset source is removed.
13
• 2 nanopower ring oscillator clocks (~1.024s)
In the case where the power-fail circuitry is periodically
turned on, the power-fail detection is turned on for two
nanopower ring oscillator cycles. If V
> V
during
RST
DD
______________________________________________________________________________________ 23
16-Bit Microcontroller with Infrared Module
V
DD
t < t
PFW
t ≥ t
t ≥ t
PFW
PFW
A
V
PFW
D
V
RST
B
C
E
MAXQ610
V
POR
F
STOP
INTERNAL RESET
(ACTIVE HIGH)
Figure 12. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled
Table 5. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled
INTERNAL
REGULATOR
CRYSTAL
OSCILLATOR
SRAM
RETENTION
STATE POWER-FAIL
COMMENTS
Application enters stop mode.
A
B
On
On
Off
Off
Off
Off
Yes
Yes
V
> V
DD RST.
CPU in stop mode.
Power drop too short.
Power-fail not detected.
V
RST
< V < V
DD PFW.
Power-fail warning detected.
Turn on regulator and crystal.
C
D
On
On
On
Off
On
Off
Yes
Yes
Crystal warmup time, t
Exit stop mode.
.
XTAL_RDY
Application enters stop mode.
> V
V
DD
RST.
CPU in stop mode.
< V < V
RST.
V
POR
DD
On
Power-fail detected.
CPU goes into reset.
Power-fail monitor is turned on periodically.
E
F
Off
Off
Off
Off
Yes
—
(Periodically)
V
DD
< V
POR.
Off
Device held in reset. No operation allowed.
24 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
V
DD
A
D
V
PFW
B
V
RST
C
E
V
POR
F
STOP
INTERNAL RESET
(ACTIVE HIGH)
INTERRUPT
Figure 13. Stop Mode Power-Fail Detection with Power-Fail Monitor Disabled
Table 6. Stop Mode Power-Fail Detection States with Power-Fail Monitor Disabled
INTERNAL
REGULATOR
CRYSTAL
OSCILLATOR
SRAM
RETENTION
STATE POWER-FAIL
COMMENTS
Application enters stop mode.
A
B
Off
Off
Off
Off
Off
Off
Yes
Yes
V
> V
.
RST
DD
CPU in stop mode.
V
DD
< V
.
PFW
Power-fail not detected because power-fail
monitor is disabled.
V
RST
< V < V
.
PFW
DD
An interrupt occurs that causes the CPU to exit
stop mode.
Power-fail monitor is turned on, detects a power-
fail warning, and sets the power-fail interrupt flag.
Turn on regulator and crystal.
C
On
On
On
Yes
Crystal warmup time, t
.
XTAL_RDY
On stop mode exit, CPU vectors to the higher
priority of power-fail and the interrupt that causes
stop mode exit.
______________________________________________________________________________________ 25
16-Bit Microcontroller with Infrared Module
Table 6. Stop Mode Power-Fail Detection States with Power-Fail Monitor Disabled (continued)
INTERNAL
REGULATOR
CRYSTAL
OSCILLATOR
SRAM
RETENTION
STATE POWER-FAIL
COMMENTS
Application enters stop mode.
V
DD
> V
.
RST
D
Off
Off
Off
Yes
CPU in stop mode.
< V < V .
RST
V
POR
DD
An interrupt occurs that causes the CPU to exit
stop mode.
Power-fail monitor is turned on, detects a power-
fail, puts CPU in reset.
MAXQ610
On
E
F
Off
Off
Off
Off
Yes
—
(Periodically)
Power-fail monitor is turned on periodically.
V
DD
< V
POR
Off
Device held in reset. No operation allowed.
Applications Information
Differences for ROM Versions
The ROM-only versions of the MAXQ610 family devices
operate in the same manner as their flash counterparts
with the following exceptions:
The low-power, high-performance RISC architecture of
this device makes it an excellent fit for many portable or
battery-powered applications. It is ideally suited for
applications such as universal remote controls that
require the cost-effective integration of IR transmit/
receive capability.
• The ROM loader is not available in the ROM version.
• Loading memory and in-application programming
are not supported.
Grounds and Bypassing
Careful PCB layout significantly minimizes system-level
digital noise that could interact with the microcontroller
or peripheral components. The area under any digital
components should be a continuous ground plane if
possible. Keep any bypass capacitor leads short for
best noise rejection and place the capacitors as close
to the leads of the devices as possible.
• The debugger is not available in the ROM version.
Additional Documentation
Designers must have the following documents to fully
use all the features of this device. This data sheet con-
tains pin descriptions, feature overviews, and electrical
specifications. Errata sheets contain deviations from
published specifications. The user’s guides offer
detailed information about device features and opera-
tion. The following documents can be downloaded from
www.maxim-ic.com/microcontrollers.
CMOS design guidelines for any semiconductor require
that no pin be taken above V
or below GND.
DD
Violation of this guideline can result in a hard failure
(damage to the silicon inside the device) or a soft fail-
ure (unintentional modification of memory contents).
Voltage spikes above or below the device’s absolute
maximum ratings can potentially cause a devastating
IC latchup.
• This MAXQ610 data sheet, which contains electrical/
timing specifications and pin descriptions.
• The MAXQ610 revision-specific errata sheet
(www.maxim-ic.com/errata).
• The MAXQ610 User's Guide, which contains detailed
information on core features and operation, including
programming.
Microcontrollers commonly experience negative volt-
age spikes through either their power pins or general-
purpose I/O pins. Negative voltage spikes on power
pins are especially problematic as they directly couple
to the internal power buses. Devices such as keypads
can conduct electrostatic discharges directly into the
microcontroller and seriously damage the device.
System designers must protect components against
these transients that can corrupt system memory.
26 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
• Integrated Development Environments (IDEs)
Development and Technical
• JTAG-to-serial converters for programming and
Support
debugging
Maxim and third-party suppliers provide a variety of
A partial list of development tool vendors can be found
highly versatile, affordably priced development tools for
at www.maxim-ic.com/MAXQ_tools.
this microcontroller, including the following:
Technical support is available at https://support.maxim-
ic.com/micro.
• Compilers
• In-circuit emulators
Selector Guide
OPERATING VOLTAGE
(V)
PROGRAM MEMORY
(KB)
DATA MEMORY
(KB)
PART
PIN-PACKAGE
MAXQ610A-0000+
MAXQ610B-0000+
MAXQ610J-0000+
MAXQ610X-0000+
1.70 to 3.6
1.70 to 3.6
1.70 to 3.6
1.70 to 3.6
64 Flash
64 Flash
64 Flash
64 Flash
2
2
2
2
32 TQFN-EP
40 TQFN-EP
44 TQFN-EP
Bare die
Note: Contact factory for information about masked ROM devices.
Pin Configurations
TOP VIEW
TOP VIEW
30 29 28 27 26 25 24 23 22 21
24 23 22 21 20 19 18 17
20
31
32
33
P1.5/INT5
P2.4/TCK
P2.5/TDI
16
15
P2.5/TDI 25
P2.6/TMS 26
P1.4/INT4
19 P1.4/INT4
V
DD
18
17
16
V
DD
P3.6/INT14
14 REGOUT
27
28
29
30
31
32
P2.7/TDO
RESET
REGOUT
P3.7/INT15 34
GND
13
12
35
36
37
38
39
40
P3.3/INT11
P2.6/TMS
P2.7/TDO
RESET
MAXQ610
V
P1.3/INT3
DD
MAXQ610
15 P3.2/INT10
14
11 P1.2/INT2
GND
IRTX
IRRX
P1.3/INT3
13 P1.2/INT2
12
*EP
10
9
P1.1/INT1
P1.0/INT0
+
V
DD
*EP
8
+
P1.1/INT1
11 P1.0/INT0
IRTX
IRRX
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
9
10
THIN QFN
(5mm × 5mm)
THIN QFN
(6mm × 6mm)
*EXPOSED PAD = GND.
*EXPOSED PAD = GND.
______________________________________________________________________________________ 27
16-Bit Microcontroller with Infrared Module
Pin Configurations (continued)
TOP VIEW
34
35
36
37
38
39
40
41
42
43
44
22
21
20
19
18
17
16
15
14
13
12
P2.4/TCK
P2.5/TDI
P1.5/INT5
P1.4/INT4
GND
MAXQ610
P3.6/INT14
P3.7/INT15
P2.6/TMS
P2.7/TDO
RESET
V
DD
REGOUT
GND
MAXQ610
P3.3/INT11
P3.2/INT10
P1.3/INT3
P1.2/INT2
P1.1/INT1
V
DD
GND
IRTX
IRRX
*EP
+
TQFN
*EXPOSED PAD = GND.
Package Information
For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a “+”, “#”, or
“-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains
to the package regardless of RoHS status.
PACKAGE TYPE
32 TQFN-EP
PACKAGE CODE
T3255+3
OUTLINE NO.
21-0140
LAND PATTERN NO.
90-0001
40 TQFN-EP
T4066+2
21-0141
90-0053
44 TQFN-EP
T4477+2
21-0144
90-0127
28 ______________________________________________________________________________________
16-Bit Microcontroller with Infrared Module
MAXQ610
Revision History
REVISION REVISION
PAGES
CHANGED
DESCRIPTION
NUMBER
DATE
0
10/08
Initial release
Removed the Sysclk = 1MHz condition for the Active Current parameter, changed
the R min values from 18kꢀ and 19kꢀ to 16kꢀ and 17kꢀ, and changed the f
—
PU
NANO
4, 5
T
A
= +25°C min and max values from 4.2kHz and 14.0kHz to 3.0kHz and 20.0kHz,
respectively, in the Recommended DC Operating Conditions table
1
11/08
Added the sentence “Software must configure this pin after release from reset to
remove the high-impedance input condition.” to the IRRX, P0.x, P1.x, P2.x, and P3.x
descriptions in the Pin Description table
8, 9
Added future status to the 32 TQFN package in the Ordering Information table
1
8
2
3
1/09
7/09
Changed the REGOUT pin series resistance from 1ꢀ to 2ꢀ to 10ꢀ in the Pin
Description table
Changed the t
Operating Conditions table
minimum spec from 200ns to 300ns in the Recommended DC
IRRX_A
5
Removed the statement about the use of multilayer boards from the Grounds and
Bypassing section
25
Adjusted the minimum resonator frequency from DCMHz to 1MHz and the minimum
programming frequency from 5MHz to 6MHz in the Recommended DC Operating
Conditions table
4
5
6
10/09
2/10
7/11
5, 6
1, 8, 9, 10, 26,
27, 28
Added the 44-pin TQFN package
Removed future status from the MAXQ610A-0000+ in the Ordering Information table;
added the continuous power dissipation, lead temperature, and soldering
temperature information to the Absolute Maximum Ratings section
1, 4
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 29
© 2011 Maxim Integrated Products
Maxim is a registered trademark of Maxim Integrated Products, Inc.
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明