SY88933AL_07 [MICREL]

3.3V, 1.25Gbps PECL High-Sensitivity Limiting Post Amplifier w/TTL Signal Detect; 3.3V , 1.25Gbps的PECL高灵敏度限幅后置放大器W / TTL信号检测
SY88933AL_07
型号: SY88933AL_07
厂家: MICREL SEMICONDUCTOR    MICREL SEMICONDUCTOR
描述:

3.3V, 1.25Gbps PECL High-Sensitivity Limiting Post Amplifier w/TTL Signal Detect
3.3V , 1.25Gbps的PECL高灵敏度限幅后置放大器W / TTL信号检测

放大器
文件: 总9页 (文件大小:319K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SY88933AL  
3.3V, 1.25Gbps PECL High-Sensitivity  
Limiting Post Amplifier w/TTL Signal Detect  
General Description  
Features  
The SY88933AL high-sensitivity limiting post amplifier  
is designed for use in fiber-optic receivers. The device  
connects to typical transimpedance amplifiers (TIAs).  
The linear signal output from TIAs can contain  
significant amounts of noise and may vary in amplitude  
over time. The SY88933AL quantizes these signals  
and outputs PECL level waveforms.  
Single 3.3V power supply  
DC-to-1.25Gbps operation  
Low-noise PECL data outputs  
High gain SD  
Chatter-free open-collector TTL signal detect (SD)  
output with internal 4.75kpull-up resistor  
The SY88933AL operates from a single +3.3V power  
supply, over temperatures ranging from –40oC to  
+85oC. With its wide bandwidth and high gain, signal  
with data rates up to 1.25Gbps and as small as 5mVPP  
can be amplified to drive devices with PECL inputs.  
TTL EN input  
Programmable SD level set (SDLVL  
Available in a tiny 10-pin MSOP package  
Pin-compatible with SY88933V  
)
The SY88933AL generates a high gain signal-detect  
(SD) open-collector TTL output. The SD function has a  
high gain input stage for increased sensitivity. A  
programmable signal-detect level set pin (SDLVL) sets  
the sensitivity of the input amplitude detection. SD  
asserts high if the input amplitude rises above the  
threshold set by SDLVL and de-asserts low otherwise.  
The enable input (EN) de-asserts the true output signal  
without removing the input signal. The SD output can  
be fed back to the EN input to maintain output stability  
under a loss-of-signal condition. Typically, 3.4dB SD  
hysteresis is provided to prevent chattering.  
Applications  
GPON/BPON/EPON/GEPON  
Gigabit Ethernet  
531Mbps and 1062Mbps Fibre Channel  
OC-3 and OC-12 SONET/SDH  
High-gain line driver and line receiver  
Low-gain TIA interface  
Markets  
FTTX  
Optical transceiver  
Datacom/telecom  
All support documentation can be found on Micrel’s  
web site at: www.micrel.com.  
MLF and MicroLeadFrame are registered trademarks of Amkor Technology.  
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com  
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  
Micrel, Inc.  
SY88933AL  
Typical Application Circuit  
2
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  
Micrel, Inc.  
SY88933AL  
Ordering Information  
Part Number  
Package  
Type  
Operating  
Range  
Package Marking  
Lead  
Finish  
SY88933ALKG  
SY88933ALKGTR(1)  
K10-1  
Industrial  
933A with Pb-Free bar line indicator  
933A with Pb-Free bar line indicator  
NiPdAu  
Pb-Free  
K10-1  
Industrial  
NiPdAu  
Pb-Free  
SY88933ALKI  
SY88933ALKITR(1)  
K10-1  
K10-1  
Industrial  
Industrial  
933A  
933A  
SnPb  
SnPb  
Note:  
1. Tape and Reel.  
Pin Configuration  
10-Pin MSOP (K10-1)  
Pin Description  
Pin Number  
Pin Name  
Type  
Pin Function  
1
EN  
TTL Input: Default is  
HIGH.  
Enable: This input enables the outputs when it is HIGH. Note that  
this input is internally connected to a 25kpull-up resistor and will  
default to a logic HIGH state if left open.  
2
3
4
DIN  
/DIN  
Data Input  
Data Input  
True data input.  
Complementary data input.  
VREF  
Reference voltage: Placing a capacitor here to VCC helps stabilize  
SDLVL  
.
5
SDLVL  
Input  
Signal-Detect Level Set: a resistor from this pin to VCC sets the  
threshold for the data input amplitude at which SD will be asserted.  
6
7
GND  
SD  
Ground  
Device ground.  
Open-collector TTL  
output w/internal  
4.75kpull-up  
resistor  
Signal-Detect: asserts high when the data input amplitude rises  
above the threshold set by SDLVL  
.
8
9
/DOUT  
DOUT  
VCC  
PECL Output  
PECL Output  
Power Supply  
Complementary data output.  
True data output.  
10  
Positive power supply.  
3
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  
Micrel, Inc.  
SY88933AL  
Absolute Maximum Ratings(1)  
Operating Ratings(2)  
Supply Voltage (VCC).................................. 0V to +7.0V  
Input Voltage (DIN, /DIN) ..................................0 to VCC  
Supply Voltage (VCC)............................+3.0V to +3.6V  
Ambient Temperature (TA) ..................–40°C to +85°C  
Junction Temperature (TJ) ................–40°C to +120°C  
Junction Thermal Resistance  
Output Current (IOUT  
)
Continuous.....................................................50mA  
Surge ...........................................................100mA  
EN Voltage ........................................................0 to VCC  
MSOP (θJA) Still-air................................. 113°C/W  
VREF Current .................................... –800µA to +500µA  
SDLVL Voltage...............................................VREF to VCC  
Lead Temperature (soldering, 20sec.)................ 260°C  
Storage Temperature (Ts) .................. –65°C to +150°C  
DC Electrical Characteristics  
VCC = +3.0V to +3.6V; RLOAD = 50to VCC–2V; TA = –40°C to +85°C; typical values at VCC = +3.3V, TA = +25oC.  
Symbol  
ICC  
Parameter  
Condition  
Min  
Typ  
Max  
39  
Units  
mA  
V
Power Supply Current  
SDLVL Voltage  
No output load  
26  
SDLVL  
VOH  
VREF  
VCC  
PECL Output HIGH Voltage  
PECL Output LOW Voltage  
Common Mode Range  
Reference Voltage  
VCC-1.085 VCC-0.955 VCC-0.880  
VCC-1.850 VCC-1.705 VCC-1.555  
V
VOL  
V
VIHCMR  
VREF  
GND+2.0  
VCC  
V
VCC-1.48 VCC-1.32 VCC-1.16  
V
TTL DC Electrical Characteristics  
VCC = 3.0V to 3.6V; RLOAD = 50to VCC-2V; TA = –40°C to +85°C.  
Symbol  
VIH  
Parameter  
Condition  
Min  
Typ  
Max  
Units  
V
EN Input HIGH Voltage  
EN Input LOW Voltage  
EN Input HIGH Current  
2.0  
VIL  
0.8  
20  
V
IIH  
VIN = 2.7V  
µA  
µA  
mA  
V
V
IN = VCC  
100  
IIL  
EN Input HIGH Current  
SD Output HIGH Level  
VIN = 0.5V  
-0.3  
2.4  
2.0  
VOH  
VCC > 3.3V, IOH-MAX < 160uA  
V
CC < 3.3V, IOH-MAX < 160uA  
V
VOL  
SD Output LOW Level  
IOL = +2mA  
0.5  
V
Notes:  
1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not  
implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions  
for extended periods may affect device reliability.  
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.  
4
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  
Micrel, Inc  
SY88933AL  
AC Electrical Characteristics  
VCC = 3.0V to 3.6V; RLOAD = 50 to VCC–2V; TA = –40°C to +85°C; typical values at VCC = +3.3V, TA = +25oC.  
Symbol Parameter  
Condition  
Min  
Typ  
Max  
Units  
dB  
PSRR  
tr, tf  
Power Supply Rejection Ratio  
35  
Output Rise/Fall Time  
(20% to 80%)  
ps  
Note 3  
260  
tJITTER  
Deterministic  
Note 4  
Note 5  
Figure 1  
15  
5
pspp  
psRMS  
mVpp  
mVpp  
µs  
Random  
VID  
Differential Input Voltage Swing  
5
1800  
VOD  
Differential Output Voltage Swing VID > 18mVpp, Figure 1  
SD Release Time  
1500  
2
TOFF  
TON  
10  
10  
SD Assert Time  
2
µs  
SDAL  
SDDL  
HYSL  
SDAM  
SDDM  
HYSM  
SDAH  
SDDH  
HYSH  
B-3dB  
AV(Diff)  
S21  
Low SD Assert Level  
RSDLVL = 15k, Note 6  
RSDLVL = 15k, Note 6  
RSDLVL = 15k, Note 7  
RSDLVL = 5k, Note 6  
RSDLVL = 5k, Note 6  
RSDLVL = 5k, Note 7  
RSDLVL = 100, Note 6  
RSDLVL = 100, Note 6  
RSDLVL = 100, Note 7  
3.4  
2.3  
3.4  
6.2  
4.2  
3.4  
16.4  
10.8  
3.4  
1
6.5  
mVpp  
mVpp  
dB  
Low SD De-assert Level  
Low SD Hysteresis  
1.0  
1
4.5  
8
Medium SD Assert Level  
Medium SD De-assert Level  
Medium SD Hysteresis  
High SD Assert Level  
High SD De-assert Level  
High SD Hysteresis  
mVpp  
mVpp  
dB  
3
2
4.5  
20  
mVpp  
mVpp  
dB  
8
2
4.5  
3dB Bandwidth  
GHz  
dB  
Differential Voltage Gain  
Single-Ended Small-Signal Gain  
42  
30  
36  
dB  
Notes:  
3. Amplifier in limiting mode. Input is a 200MHz square wave.  
4. Deterministic jitter measured using 1.25Gbps K28.5 pattern, VID = 10mVpp.  
5. Random jitter measured using 1.25Gbps K28.7 pattern, VID = 10mVpp.  
6. See “Typical Operating Characteristics” for a graph showing how to choose a particular RSDLVL for a particular SD assert and  
its associated de-assert amplitude.  
7. This specification defines electrical hysteresis as 20log (SD Assert/SD De-assert). The ratio between optical hysteresis and  
electrical hysteresis is found to vary between 1.5 and 2 depending upon the level of received optical power and ROSA  
characteristics. Based on that ratio, the optical hysteresis corresponding to the electrical hysteresis range 1dB-4.5 dB, shown  
in the AC characteristics table, will be 0.5dB-3dB optical hysteresis  
5
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  
Micrel, Inc  
SY88933AL  
Typical Characteristics  
6
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  
Micrel, Inc  
SY88933AL  
Functional Block Diagram  
Detailed Description  
Signal-Detect  
The SY88933AL low-power limiting post amplifier  
operates from a single +3.3V power supply, over  
temperatures from –40oC to +85oC. Signals with data  
rates up to 1.25Gbps, and as small as 5mVpp, can be  
amplified. Figure 1 shows the allowed input voltage  
swing. The SY88933AL generates an SD output. SDLVL  
sets the sensitivity of the input amplifier section.  
The SY88933AL generates a chatter-free SD open-  
collector TTL output with an internal 4.75kpull-up  
resistor as shown in Figure 4. SD is used to determine  
that the input amplitude is large enough to be  
considered a valid input. SD asserts high if the input  
amplitude rises above the threshold set by SDLVL and  
de-asserts low otherwise. SD can be fed back to the  
enable (EN) input to maintain output stability under a  
loss of signal condition. EN de-asserts the true output  
signal without removing the input signals. Typically,  
3.4dB SD hysteresis is provided to prevent chattering.  
Input Amplifier/Buffer  
Figure  
2
shows  
a
simplified schematic of the  
SY88933AL’s input stage. The high-sensitivity of the  
input amplifier allows signals as small as 5mVpp to be  
detected and amplified. The input amplifier also allows  
input signals as large as 1800mVpp. Input signals are  
linearly amplified with a typical 42dB differential voltage  
gain. Since it is a limiting amplifier, the SY88933AL  
outputs typically 1500mVpp voltage-limited waveforms  
for input signals that are greater than 12mVpp.  
Applications requiring the SY88933AL to operate with  
high-gain should have the upstream TIA placed as close  
as possible to the SY88933AL’s input pins to ensure the  
best performance of the device.  
Signal-Detect Level Set  
A programmable SD level set pin (SDLVL) sets the  
threshold of the input amplitude detection. Connecting  
an external resistor between VCC and SDLVL sets the  
voltage at SDLVL. This voltage ranges from VCC to VREF  
The external resistor creates a voltage divider between  
CC and VREF, as shown in Figure 5.  
.
V
Hysteresis  
The SY88933AL provides typically 3.4dB SD electrical  
hysteresis. By definition, a power ratio measured in dB  
is 10log (power ratio). Power is calculated as V2IN/R for  
an electrical signal. Hence, the same ratio can be stated  
as 20log (voltage ratio). While in linear mode, the  
electrical voltage input changes linearly with the optical  
power and hence, the ratios change linearly. Therefore,  
the optical hysteresis in dB is half the electrical  
hysteresis in dB given in the data sheet. The  
SY88933AL is an electrical device, and this data sheet  
refers to hysteresis in electrical terms. With 3.4dB SD  
hysteresis, a voltage factor of 1.5 is required to assert or  
de-assert SD.  
Output Buffer  
The SY88933AL’s PECL output buffer is designed to  
drive 50lines. The output buffer requires appropriate  
termination for proper operation. An external 50Ω  
resistor to VCC–2V for each output pin provides this.  
Figure 3 shows a simplified schematic of the output  
stage.  
7
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  
Micrel, Inc  
SY88933AL  
Figure 1. VIS and VID Definitions  
Figure 2. Input Structure  
Figure 3. Output Structure  
Figure 4. SD Output Structure  
Figure 5. SDLVL Setting Circuit  
Note: Recommended value for RSDLVL is 15kor less.  
Related Product and Support Documentation  
Part Number  
Function  
Data Sheet Link  
Application Notes  
Notes on Sensitivity and Hysteresis in Micrel http://www.micrel.com/product-info/app_hints+notes.shtml  
Post Amplifiers  
8
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  
Micrel, Inc  
SY88933AL  
Package Information  
10-Pin MSOP (K10-1)  
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA  
TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http:/www.micrel.com  
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for  
its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.  
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a  
product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for  
surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant  
injury to the user. A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk  
and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.  
© 2005 Micrel, Incorporated.  
9
M9999-021207-B  
hbwhelp@micrel.com or (408) 955-1690  
February 2007  

相关型号:

SY88933V

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER
MICREL

SY88933VKC

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER
MICREL

SY88933VKCTR

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER
MICREL

SY88933VKG

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER WITH TTL SIGNAL DETECT
MICREL

SY88933VKGTR

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER WITH TTL SIGNAL DETECT
MICREL

SY88933VKI

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER
MICREL

SY88933VKITR

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER
MICREL

SY88933V_06

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER WITH TTL SIGNAL DETECT
MICREL

SY88933V_08

3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER WITH TTL SIGNAL DETECT
MICREL

SY88943V

5V/3.3V 2.5Gbps LIMITING POST AMPLIFIER WITH SIGNAL DETECT
MICREL

SY88943VKC

5V/3.3V 2.5Gbps LIMITING POST AMPLIFIER WITH SIGNAL DETECT
MICREL

SY88943VKCTR

5V/3.3V 2.5Gbps LIMITING POST AMPLIFIER WITH SIGNAL DETECT
MICREL