25AA160ISN [MICROCHIP]

2K X 8 SPI BUS SERIAL EEPROM, PDSO8, 0.150 INCH, PLASTIC, MS-012, SOIC-8;
25AA160ISN
型号: 25AA160ISN
厂家: MICROCHIP    MICROCHIP
描述:

2K X 8 SPI BUS SERIAL EEPROM, PDSO8, 0.150 INCH, PLASTIC, MS-012, SOIC-8

可编程只读存储器 电动程控只读存储器 电可擦编程只读存储器 时钟 光电二极管 内存集成电路
文件: 总22页 (文件大小:306K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Not recommended for new designs –  
Please use 25AA160A/B or 25LC160A/B.  
25AA160/25LC160/25C160  
16K SPI Bus Serial EEPROM  
Device Selection Table  
Description:  
The Microchip Technology Inc. 25AA160/25LC160/  
Part  
Number  
VCC  
Range  
Max Clock  
Frequency  
Temp  
Ranges  
25C160 (25XX160*) are 16 Kbit Serial Electrically  
Erasable PROMs. The memory is accessed via a  
simple Serial Peripheral Interface (SPI) compatible  
serial bus. The bus signals required are a clock input  
(SCK) plus separate data in (SI) and data out (SO)  
lines. Access to the device is controlled through a Chip  
Select (CS) input.  
25AA160  
25LC160  
25C160  
1.8-5.5V  
2.5-5.5V  
4.5-5.5V  
1 MHz  
2 MHz  
3 MHz  
I
I
I,E  
Features:  
Communication to the device can be paused via the  
hold pin (HOLD). While the device is paused, transi-  
tions on its inputs will be ignored, with the exception of  
chip select, allowing the host to service higher priority  
interrupts.  
• Low-power CMOS technology:  
- Write current: 3 mA maximum  
- Read current: 500 A typical  
- Standby current: 500 nA typical  
• 2048 x 8-bit organization  
• 16 byte page  
Package Types  
• Write cycle time: 5 ms max.  
• Self-timed erase and write cycles  
• Block write protection:  
PDIP/SOIC  
CS  
SO  
1
2
3
4
8
7
6
5
VCC  
HOLD  
SCK  
SI  
- Protect none, 1/4, 1/2 or all of array  
• Built-in write protection:  
- Power on/off data protection circuitry  
- Write enable latch  
WP  
VSS  
- Write-protect pin  
• Sequential read  
Block Diagram  
• High reliability:  
Status  
Register  
HV Generator  
- Endurance: 1 M cycles  
- Data retention: > 200 years  
- ESD protection: > 4000V  
• 8-pin PDIP and SOIC packages  
Temperature ranges supported:  
EEPROM  
Array  
Memory  
Control  
Logic  
X
I/O Control  
Logic  
- Industrial (I):  
-40C to +85C  
Dec  
- Automotive (E) (25C160):  
-40°C to +125°C  
Page Latches  
Y Decoder  
SI  
SO  
CS  
SCK  
Sense Amp.  
R/W Control  
HOLD  
WP  
VCC  
VSS  
1997-2012 Microchip Technology Inc.  
DS21231E-page 1  
25AA160/25LC160/25C160  
1.0  
ELECTRICAL CHARACTERISTICS  
(†)  
Absolute Maximum Ratings  
VCC.............................................................................................................................................................................7.0V  
All inputs and outputs w.r.t. VSS ........................................................................................................ -0.6V to VCC + 1.0V  
Storage temperature .................................................................................................................................-65°C to 150°C  
Ambient temperature under bias...............................................................................................................-40°C to 125°C  
Soldering temperature of leads (10 seconds) .......................................................................................................+300°C  
ESD protection on all pins......................................................................................................................................... 4 KV  
† NOTICE: Stresses above those listed under “Maximum ratings” may cause permanent damage to the device. This  
is a stress rating only and functional operation of the device at those or any other conditions above those indicated in  
the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended  
period of time may affect device reliability.  
1.1  
DC Characteristics  
Industrial (I):  
TA = -40°C to +85°C VCC = 1.8V to 5.5V  
DC CHARACTERISTICS  
Param.  
Automotive (E): TA = -40°C to +125°C VCC = 4.5V to 5.5V (25C160 only)  
Sym.  
Characteristics  
Min.  
Max.  
Units  
Conditions  
VCC2.7V (Note)  
No.  
D1  
VIH1  
High-level input  
voltage  
2.0  
0.7 VCC  
-0.3  
VCC+1  
VCC+1  
0.8  
V
V
V
V
V
V
V
D2  
D3  
D4  
D5  
D6  
D7  
VIH2  
VIL1  
VIL2  
VOL  
VOL  
VOH  
VCC< 2.7V (Note)  
VCC2.7V (Note)  
VCC < 2.7V (Note)  
IOL = 2.1 mA  
Low-level input  
voltage  
-0.3  
0.3 VCC  
0.4  
Low -level output  
voltage  
0.2  
IOL = 1.0 mA, VCC < 2.5V  
IOH = -400 A  
High-level output  
voltage  
VCC -0.5  
D8  
D9  
ILI  
Input leakage current  
-10  
-10  
10  
10  
A  
A  
CS = VCC, VIN = VSS TO VCC  
CS = VCC, VOUT = VSS TO VCC  
ILO  
Output leakage  
current  
D10  
D11  
CINT  
Internal Capacitance  
(all inputs and  
outputs)  
7
pF  
TA = 25°C, CLK = 1.0 MHz,  
VCC = 5.0V (Note)  
ICC Read  
1
500  
mA  
A  
VCC = 5.5V; FCLK = 3.0 MHz;  
SO = Open  
Operating Current  
VCC = 2.5V; FCLK = 2.0 MHz;  
SO = Open  
D12  
D13  
ICC Write  
ICCS  
5
3
mA  
mA  
VCC = 5.5V  
VCC = 2.5V  
Standby Current  
5
1
A  
A  
CS = VCC = 5.5V, Inputs tied to VCC or  
VSS  
CS = VCC = 2.5V, Inputs tied to VCC or  
VSS  
Note:  
This parameter is periodically sampled and not 100% tested.  
DS21231E-page 2  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
1.2  
AC Characteristics  
Industrial (I):  
Automotive (E): TA = -40°C to +125°C  
TA = -40°C to +85°C  
VCC = 1.8V to 5.5V  
VCC = 4.5V to 5.5V (25C160 only)  
AC CHARACTERISTICS  
Param.  
Sym.  
No.  
Characteristic  
Clock Frequency  
Min.  
Max.  
Units  
Conditions  
1
2
3
FCLK  
TCSS  
TCSH  
3
2
1
MHz  
MHz  
MHz  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
CS Setup Time  
CS Hold Time  
100  
250  
500  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
150  
250  
475  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
4
5
TCSD  
TSU  
CS Disable Time  
Data Setup Time  
500  
ns  
30  
50  
50  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
6
THD  
Data Hold Time  
50  
100  
100  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
7
8
9
TR  
TF  
CLK Rise Time  
CLK Fall Time  
Clock High Time  
2
2
s  
s  
(Note 1)  
(Note 1)  
THI  
150  
230  
475  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
10  
TLO  
Clock Low Time  
150  
230  
475  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
11  
12  
13  
TCLD  
TCLE  
TV  
Clock Delay Time  
Clock Enable Time  
50  
50  
ns  
ns  
Output Valid from Clock  
Low  
150  
230  
475  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
14  
15  
THO  
TDIS  
Output Hold Time  
0
ns  
(Note 1)  
Output Disable Time  
200  
250  
500  
ns  
ns  
ns  
VCC = 4.5V to 5.5V (Note 1)  
VCC = 2.5V to 4.5V (Note 1)  
VCC = 1.8V to 2.5V (Note 1)  
16  
17  
18  
19  
THS  
THH  
THZ  
THV  
HOLD Setup Time  
HOLD Hold Time  
100  
100  
200  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
100  
100  
200  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
HOLD Low to Output High-  
Z
100  
150  
200  
ns  
ns  
ns  
VCC = 4.5V to 5.5V (Note 1)  
VCC = 2.5V to 4.5V (Note 1)  
VCC = 1.8V to 2.5V (Note 1)  
HOLD High to Output Valid  
100  
150  
200  
ns  
ns  
ns  
VCC = 4.5V to 5.5V  
VCC = 2.5V to 4.5V  
VCC = 1.8V to 2.5V  
20  
21  
TWC  
Internal Write Cycle Time  
Endurance  
5
ms  
1 M  
E/W  
(Note 2)  
Cycles  
Note 1: This parameter is periodically sampled and not 100% tested.  
2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please  
consult the Total Endurance Model which can be obtained from Microchip’s web site at: www.microchip.com.  
1997-2012 Microchip Technology Inc.  
DS21231E-page 3  
25AA160/25LC160/25C160  
FIGURE 1-1:  
HOLD TIMING  
CS  
17  
16  
16  
17  
SCK  
SO  
18  
19  
High-impedance  
don’t care  
n
n+2  
n+2  
n+1  
n
n-1  
5
n
n+1  
n
n-1  
SI  
HOLD  
FIGURE 1-2:  
SERIAL INPUT TIMING  
4
CS  
12  
2
11  
7
3
8
Mode 1,1  
Mode 0,0  
SCK  
SI  
5
6
MSB in  
LSB in  
High-impedance  
SO  
FIGURE 1-3:  
SERIAL OUTPUT TIMING  
CS  
3
9
10  
Mode 1,1  
Mode 0,0  
SCK  
13  
15  
ISB out  
14  
MSB out  
SO  
SI  
don’t care  
DS21231E-page 4  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
FIGURE 1-4:  
AC TEST CIRCUIT  
1.3  
AC Test Conditions  
VCC  
AC Waveform:  
VLO = 0.2V  
VHI = VCC - 0.2V  
(Note 1)  
(Note 2)  
2.25 K  
1.8 K  
VHI = 4.0V  
Timing Measurement Reference Level  
Input  
SO  
0.5 VCC  
0.5 VCC  
100 pF  
Output  
Note 1: For VCC 4.0V  
2: For VCC > 4.0V  
1997-2012 Microchip Technology Inc.  
DS21231E-page 5  
25AA160/25LC160/25C160  
2.4  
Serial Input (SI)  
2.0  
PIN DESCRIPTIONS  
The SI pin is used to transfer data into the device. It  
receives instructions, addresses and data. Data is  
latched on the rising edge of the serial clock.  
The descriptions of the pins are listed in Table 2-1.  
TABLE 2-1:  
PIN FUNCTION TABLE  
Name PDIP  
SOIC  
Description  
2.5  
Serial Clock (SCK)  
Chip Select Input  
CS  
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
The SCK is used to synchronize the communication  
between a master and the 25XX160. Instructions,  
addresses, or data present on the SI pin are latched on  
the rising edge of the clock input, while data on the SO  
pin is updated after the falling edge of the clock input.  
SO  
Serial Data Output  
Write-Protect Pin  
Ground  
WP  
VSS  
SI  
Serial Data Input  
Serial Clock Input  
Hold Input  
SCK  
HOLD  
Vcc  
2.6  
Hold (HOLD)  
The HOLD pin is used to suspend transmission to the  
25XX160 while in the middle of a serial sequence  
without having to retransmit the entire sequence again.  
It must be held high any time this function is not being  
used. Once the device is selected and a serial  
sequence is underway, the HOLD pin may be pulled  
low to pause further serial communication without  
resetting the serial sequence. The HOLD pin must be  
brought low while SCK is low, otherwise the HOLD  
function will not be invoked until the next SCK high-to-  
low transition. The 25XX160 must remain selected  
during this sequence. The SI, SCK, and SO pins are in  
a high-impedance state during the time the device is  
paused and transitions on these pins will be ignored. To  
resume serial communication, HOLD must be brought  
high while the SCK pin is low, otherwise serial commu-  
nication will not resume. Lowering the HOLD line at any  
time will tri-state the SO line.  
Supply Voltage  
2.1  
Chip Select (CS)  
A low level on this pin selects the device. A high level  
deselects the device and forces it into Standby mode.  
However, a programming cycle which is already initi-  
ated or in progress will be completed, regardless of the  
CS input signal. If CS is brought high during a program  
cycle, the device will go into Standby mode as soon as  
the programming cycle is complete. When the device is  
deselected, SO goes to the high-impedance state,  
allowing multiple parts to share the same SPI bus. A  
low-to-high transition on CS after a valid write  
sequence initiates an internal write cycle. After power-  
up, a low level on CS is required prior to any sequence  
being initiated.  
2.2  
Serial Output (SO)  
The SO pin is used to transfer data out of the 25XX160.  
During a read cycle, data is shifted out on this pin after  
the falling edge of the serial clock.  
2.3  
Write-Protect (WP)  
This pin is used in conjunction with the WPEN bit in the  
Status register to prohibit writes to the nonvolatile bits  
in the Status register. When WP is low and WPEN is  
high, writing to the nonvolatile bits in the Status register  
is disabled. All other operations function normally.  
When WP is high, all functions, including writes to the  
nonvolatile bits in the Status register operate normally.  
If the WPEN bit is set, WP low during a Status register  
write sequence will disable writing to the Status  
register. If an internal write cycle has already begun,  
WP going low will have no effect on the write.  
The WP pin function is blocked when the WPEN bit in  
the Status register is low. This allows the user to install  
the 25XX160 in a system with WP pin grounded and  
still be able to write to the Status register. The WP pin  
functions will be enabled when the WPEN bit is set  
high.  
DS21231E-page 6  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
3.3  
Write Sequence  
3.0  
3.1  
FUNCTIONAL DESCRIPTION  
Principles of Operation  
Prior to any attempt to write data to the 25XX160, the  
write enable latch must be set by issuing the WREN  
instruction (Figure 3-4). This is done by setting CS low  
and then clocking out the proper instruction into the  
25XX160. After all eight bits of the instruction are trans-  
mitted, the CS must be brought high to set the write  
enable latch. If the write operation is initiated immedi-  
ately after the WREN instruction without CS being  
brought high, the data will not be written to the array  
because the write enable latch will not have been  
properly set.  
The 25XX160 are 2048 byte Serial EEPROMs  
designed to interface directly with the Serial Peripheral  
Interface (SPI) port of many of today’s popular micro-  
controller families, including Microchip’s PIC16C6X/7X  
microcontrollers. It may also interface with microcon-  
trollers that do not have a built-in SPI port by using dis-  
crete I/O lines programmed properly with the software.  
The 25XX160 contains an 8-bit instruction register. The  
device is accessed via the SI pin, with data being  
clocked in on the rising edge of SCK. The CS pin must  
be low and the HOLD pin must be high for the entire  
operation. The WP pin must be held high to allow  
writing to the memory array.  
Once the write enable latch is set, the user may  
proceed by setting the CS low, issuing a WRITEinstruc-  
tion, followed by the 16-bit address, with the five MSBs  
of the address being "don’t care" bits, and then the data  
to be written. Up to 16 bytes of data can be sent to the  
25XX160 before a write cycle is necessary. The only  
restriction is that all of the bytes must reside in the  
same page. A page address begins with xxxxxxxx  
xxxx0000and ends with xxxxxxxxxxxx1111.  
If the internal address counter reaches xxxx xxxx  
xxxx1111and the clock continues, the counter will  
roll back to the first address of the page and overwrite  
any data in the page that may have been written.  
Table 3-1 contains a list of the possible instruction  
bytes and format for device operation. All instructions,  
addresses, and data are transferred MSB first, LSB  
last.  
Data is sampled on the first rising edge of SCK after CS  
goes low. If the clock line is shared with other periph-  
eral devices on the SPI bus, the user can assert the  
HOLD input and place the 25XX160 in ‘HOLD’ mode.  
After releasing the HOLD pin, operation will resume  
from the point when the HOLD was asserted.  
For the data to be actually written to the array, the CS  
must be brought high after the Least Significant bit (D0)  
of the nth data byte has been clocked in. If CS is  
brought high at any other time, the write operation will  
not be completed. Refer to Figure 3-2 and Figure 3-3  
for more detailed illustrations on the byte write  
sequence and the page write sequence respectively.  
While the write is in progress, the Status register may  
be read to check the status of the WPEN, WIP, WEL,  
BP1, and BP0 bits (Figure 3-6). A read attempt of a  
memory array location will not be possible during a  
write cycle. When the write cycle is completed, the  
write enable latch is reset.  
3.2  
Read Sequence  
The device is selected by pulling CS low. The 8-bit  
READ instruction is transmitted to the 25XX160  
followed by the 16-bit address, with the five MSBs of  
the address being "don’t care" bits. After the correct  
READinstruction and address are sent, the data stored  
in the memory at the selected address is shifted out on  
the SO pin. The data stored in the memory at the next  
address can be read sequentially by continuing to  
provide clock pulses. The internal address pointer is  
automatically incremented to the next higher address  
after each byte of data is shifted out. When the highest  
address is reached (07FFh), the address counter rolls  
over to address 0000h allowing the read cycle to be  
continued indefinitely. The read operation is terminated  
by raising the CS pin (Figure 3-1).  
TABLE 3-1:  
INSTRUCTION SET  
Instruction Name  
Instruction Format  
Description  
READ  
WRITE  
WRDI  
WREN  
RDSR  
WRSR  
0000 0011  
0000 0010  
0000 0100  
0000 0110  
0000 0101  
0000 0001  
Read data from memory array beginning at selected address  
Write data to memory array beginning at selected address  
Reset the write enable latch (disable write operations)  
Set the write enable latch (enable write operations)  
Read Status register  
Write Status register  
1997-2012 Microchip Technology Inc.  
DS21231E-page 7  
25AA160/25LC160/25C160  
FIGURE 3-1:  
READ SEQUENCE  
CS  
0
1
2
3
4
5
6
7
8
9 10 11  
21 22 23 24 25 26 27 28 29 30 31  
SCK  
instruction  
16-bit address  
0 0 0 0 0 0 1 1 15 14 13 12  
2
1
0
SI  
data out  
High-impedance  
7
6
5
4
3
2
1
0
SO  
FIGURE 3-2:  
BYTE WRITE SEQUENCE  
CS  
Twc  
0
1
2
3
4
5
6
7
8
9 10 11  
21 22 23 24 25 26 27 28 29 30 31  
SCK  
SI  
instruction  
16-bit address data byte  
0 0 0 0 0 0 1 0 15 14 13 12  
2
1
0
7
6
5
4
3
2
1
0
High-impedance  
SO  
FIGURE 3-3:  
PAGE WRITE SEQUENCE  
CS  
0
1
2
3
4
5
6
7
8
9
10 11  
21 22 23 24 25 26 27 28 29 30 31  
data byte 1  
SCK  
instruction  
16-bit address  
0 0 0 0 0 0 1 0 15 14 13 12  
2
1
0
7
6
5
4
3
2
1
0
SI  
CS  
32 33 34 35 36 37 38 39  
data byte 2  
41 42 43 44 45 46 47  
data byte 3  
40  
7
SCK  
SI  
data byte n (16 max)  
7
6
5
4
3
2
1
0
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
DS21231E-page 8  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
The following is a list of conditions under which the  
write enable latch will be reset:  
3.4  
Write Enable (WREN) and Write  
Disable (WRDI)  
• Power-up  
The 25XX160 contains a write enable latch. See  
Table 3-3 for the Write-Protect Functionality Matrix.  
This latch must be set before any write operation will be  
completed internally. The WRENinstruction will set the  
latch, and the WRDIwill reset the latch.  
WRDIinstruction successfully executed  
WRSRinstruction successfully executed  
WRITEinstruction successfully executed  
FIGURE 3-4:  
WRITE ENABLE SEQUENCE  
CS  
0
1
2
3
4
5
6
7
SCK  
0
0
0
0
0
1
1
0
SI  
High-impedance  
SO  
FIGURE 3-5:  
WRITE DISABLE SEQUENCE  
CS  
0
1
2
3
4
5
6
7
SCK  
0
0
0
0
0
0
1
0
SI  
High-impedance  
SO  
1997-2012 Microchip Technology Inc.  
DS21231E-page 9  
25AA160/25LC160/25C160  
The Write Enable Latch (WEL) bit indicates the status  
of the write enable latch. When set to a ‘1’, the latch  
allows writes to the array, when set to a ‘0’, the latch  
prohibits writes to the array. The state of this bit can  
always be updated via the WREN or WRDI commands  
regardless of the state of write protection on the Status  
register. This bit is read-only.  
3.5  
Read Status Register (RDSR)  
The Read Status Register (RDSR) instruction provides  
access to the Status register. The Status register may  
be read at any time, even during a write cycle. The  
Status register is formatted as follows:  
7
6
5
4
3
2
1
0
The Block Protection (BP0 and BP1) bits indicate  
which blocks are currently write-protected. These bits  
are set by the user issuing the WRSRinstruction. These  
bits are nonvolatile.  
WPEN  
X
X
X
BP1  
BP0  
WEL  
WIP  
The Write-In-Process (WIP) bit indicates whether the  
25XX160 is busy with a write operation. When set to a  
1’, a write is in progress, when set to a ‘0’, no write is  
in progress. This bit is read-only.  
See Figure 3-6 for the RDSR timing sequence.  
FIGURE 3-6:  
READ STATUS REGISTER TIMING SEQUENCE  
CS  
0
1
2
3
4
5
6
7
8
9
10 11  
12 13 14 15  
SCK  
SI  
instruction  
0
0 0  
0 0  
1
0 1  
data from Status register  
High-impedance  
7
6
5
4
3
2
1
0
SO  
TABLE 3-2:  
BP1  
ARRAY PROTECTION  
3.6  
Write Status Register (WRSR)  
Array Addresses  
Write-Protected  
The Write Status register (WRSR) instruction allows the  
user to select one of four levels of protection for the  
array by writing to the appropriate bits in the Status  
register. The array is divided up into four segments.  
The user has the ability to write-protect none, one, two  
or all four of the segments of the array. The partitioning  
is controlled as shown in Table 3-2.  
BP0  
0
0
0
1
none  
upper 1/4  
(0600h - 07FFh)  
1
1
0
1
upper 1/2  
(0400h - 07FFh)  
The Write-Protect Enable (WPEN) bit is a nonvolatile  
bit that is available as an enable bit for the WP pin. The  
Write-Protect (WP) pin and the Write-Protect Enable  
(WPEN) bit in the Status register control the program-  
mable hardware write-protect feature. Hardware write  
protection is enabled when WP pin is low and the  
WPEN bit is high. Hardware write protection is disabled  
when either the WP pin is high or the WPEN bit is low.  
When the chip is hardware write-protected, only writes  
to nonvolatile bits in the Status register are disabled.  
See Table 3-3 for a matrix of functionality on the WPEN  
bit.  
all  
(0000h - 07FFh)  
See Figure 3-7 for the WRSR timing sequence.  
DS21231E-page 10  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
FIGURE 3-7:  
WRITE STATUS REGISTER TIMING SEQUENCE  
CS  
0
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
1
15  
0
SCK  
SI  
instruction  
data to Status register  
7
6
5
4
3
2
0
0
0
0
0
0
0
1
High-impedance  
SO  
3.7  
Data Protection  
3.8  
Power On State  
The following protection has been implemented to  
prevent inadvertent writes to the array:  
The 25XX160 powers on in the following state:  
• The device is in low power Standby mode (CS=1)  
• The write enable latch is reset  
• The write enable latch is reset on power-up  
• A WRITE ENABLEinstruction must be issued to  
set the write enable latch  
• SO is in high-impedance state  
• A low level on CS is required to enter active state  
• After a byte write, page write, or Status register  
write, the write enable latch is reset  
• CS must be set high after the proper number of  
clock cycles to start an internal write cycle  
• Access to the array during an internal write cycle  
is ignored and programming is continued  
TABLE 3-3:  
WPEN  
WRITE-PROTECT FUNCTIONALITY MATRIX  
WP  
WEL  
Protected Blocks  
Protected  
Unprotected Blocks  
Protected  
Status Register  
Protected  
Writable  
X
0
1
X
X
X
0
1
1
1
Protected  
Writable  
Low  
High  
Protected  
Writable  
Protected  
Writable  
Protected  
Writable  
1997-2012 Microchip Technology Inc.  
DS21231E-page 11  
25AA160/25LC160/25C160  
4.0  
4.1  
PACKAGING INFORMATION  
Package Marking Information  
8-Lead PDIP (300 mil)  
Example:  
XXXXXXXX  
XXXXXNNN  
25LC160  
I/PNNN  
YYWW  
YYWW  
8-Lead SOIC (150 mil)  
Example:  
XXXXXXXX  
25C160  
XXXXYYWW  
I/SNYYWW  
NNN  
NNN  
Legend: XX...X Customer specific information*  
YYear code (last digit of calendar year)  
YYYear code (last 2 digits of calendar year)  
WWWeek code (week of January 1 is week ‘01’)  
NNNAlphanumeric traceability code  
Note:  
In the event the full Microchip part number cannot be marked on one line, it  
will be carried over to the next line thus limiting the number of available  
characters for customer specific information.  
DS21231E-page 12  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)  
Note: For the most current package drawings, please see the Microchip Packaging Specification located  
at http://www.microchip.com/packaging  
E1  
D
2
n
1
E
A2  
A
L
c
A1  
B1  
B
p
eB  
Units  
INCHES*  
NOM  
MILLIMETERS  
Dimension Limits  
MIN  
MAX  
MIN  
NOM  
8
MAX  
n
p
Number of Pins  
Pitch  
8
.100  
.155  
.130  
2.54  
Top to Seating Plane  
A
.140  
.170  
.145  
3.56  
2.92  
3.94  
3.30  
4.32  
3.68  
Molded Package Thickness  
Base to Seating Plane  
Shoulder to Shoulder Width  
Molded Package Width  
Overall Length  
A2  
A1  
E
E1  
D
.115  
.015  
.300  
.240  
.360  
.125  
.008  
.045  
.014  
.310  
5
0.38  
7.62  
6.10  
9.14  
3.18  
0.20  
1.14  
0.36  
7.87  
5
.313  
.250  
.373  
.130  
.012  
.058  
.018  
.370  
10  
.325  
.260  
.385  
.135  
.015  
.070  
.022  
.430  
15  
7.94  
6.35  
9.46  
3.30  
0.29  
1.46  
0.46  
9.40  
10  
8.26  
6.60  
9.78  
3.43  
0.38  
1.78  
0.56  
10.92  
15  
Tip to Seating Plane  
Lead Thickness  
L
c
Upper Lead Width  
Lower Lead Width  
B1  
B
eB  
Overall Row Spacing  
Mold Draft Angle Top  
Mold Draft Angle Bottom  
§
5
10  
15  
5
10  
15  
* Controlling Parameter  
§ Significant Characteristic  
Notes:  
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed  
.010” (0.254mm) per side.  
JEDEC Equivalent: MS-001  
Drawing No. C04-018  
1997-2012 Microchip Technology Inc.  
DS21231E-page 13  
25AA160/25LC160/25C160  
8-Lead Plastic Small Outline (SN) – Narrow, 150 mil (SOIC)  
Note: For the most current package drawings, please see the Microchip Packaging Specification located  
at http://www.microchip.com/packaging  
E
E1  
p
D
2
B
n
1
h
45  
c
A2  
A
L
A1  
Units  
INCHES*  
NOM  
MILLIMETERS  
Dimension Limits  
MIN  
MAX  
MIN  
NOM  
8
MAX  
n
p
Number of Pins  
Pitch  
Overall Height  
8
.050  
.061  
.056  
.007  
.237  
.154  
.193  
.015  
.025  
4
1.27  
A
.053  
.069  
1.35  
1.32  
1.55  
1.42  
0.18  
6.02  
3.91  
4.90  
0.38  
0.62  
4
1.75  
Molded Package Thickness  
Standoff  
A2  
A1  
E
.052  
.004  
.228  
.146  
.189  
.010  
.019  
0
.061  
.010  
.244  
.157  
.197  
.020  
.030  
8
1.55  
0.25  
6.20  
3.99  
5.00  
0.51  
0.76  
8
§
0.10  
5.79  
3.71  
4.80  
0.25  
0.48  
0
Overall Width  
Molded Package Width  
Overall Length  
E1  
D
Chamfer Distance  
Foot Length  
Foot Angle  
h
L
c
Lead Thickness  
Lead Width  
.008  
.013  
0
.009  
.017  
12  
.010  
.020  
15  
0.20  
0.33  
0
0.23  
0.42  
12  
0.25  
0.51  
15  
B
Mold Draft Angle Top  
Mold Draft Angle Bottom  
0
12  
15  
0
12  
15  
* Controlling Parameter  
§ Significant Characteristic  
Notes:  
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed  
.010” (0.254mm) per side.  
JEDEC Equivalent: MS-012  
Drawing No. C04-057  
DS21231E-page 14  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
APPENDIX A: REVISION HISTORY  
Revision D  
Added note to page 1 header (Not recommended for  
new designs).  
Updated document format.  
Revision E  
Added a note to each package outline drawing.  
1997-2012 Microchip Technology Inc.  
DS21231E-page 15  
25AA160/25LC160/25C160  
NOTES:  
DS21231E-page 16  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
THE MICROCHIP WEB SITE  
CUSTOMER SUPPORT  
Microchip provides online support via our WWW site at  
www.microchip.com. This web site is used as a means  
to make files and information easily available to  
customers. Accessible by using your favorite Internet  
browser, the web site contains the following  
information:  
Users of Microchip products can receive assistance  
through several channels:  
• Distributor or Representative  
• Local Sales Office  
• Field Application Engineer (FAE)  
Technical Support  
Product Support – Data sheets and errata,  
application notes and sample programs, design  
resources, user’s guides and hardware support  
documents, latest software releases and archived  
software  
Customers  
should  
contact  
their  
distributor,  
representative or field application engineer (FAE) for  
support. Local sales offices are also available to help  
customers. A listing of sales offices and locations is  
included in the back of this document.  
General Technical Support – Frequently Asked  
Questions (FAQ), technical support requests,  
online discussion groups, Microchip consultant  
program member listing  
Technical support is available through the web site  
at: http://microchip.com/support  
Business of Microchip – Product selector and  
ordering guides, latest Microchip press releases,  
listing of seminars and events, listings of  
Microchip sales offices, distributors and factory  
representatives  
CUSTOMER CHANGE NOTIFICATION  
SERVICE  
Microchip’s customer notification service helps keep  
customers current on Microchip products. Subscribers  
will receive e-mail notification whenever there are  
changes, updates, revisions or errata related to a  
specified product family or development tool of interest.  
To register, access the Microchip web site at  
www.microchip.com. Under “Support”, click on  
“Customer Change Notification” and follow the  
registration instructions.  
1997-2012 Microchip Technology Inc.  
DS21231E-page 17  
25AA160/25LC160/25C160  
READER RESPONSE  
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip  
product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our  
documentation can better serve you, please FAX your comments to the Technical Publications Manager at  
(480) 792-4150.  
Please list the following information, and use this outline to provide us with your comments about this document.  
TO:  
RE:  
Technical Publications Manager  
Reader Response  
Total Pages Sent ________  
From:  
Name  
Company  
Address  
City / State / ZIP / Country  
Telephone: (_______) _________ - _________  
FAX: (______) _________ - _________  
Literature Number: DS21231E  
Application (optional):  
Would you like a reply?  
Y
N
Device: 25AA160/25LC160/25C160  
Questions:  
1. What are the best features of this document?  
2. How does this document meet your hardware and software development needs?  
3. Do you find the organization of this document easy to follow? If not, why?  
4. What additions to the document do you think would enhance the structure and subject?  
5. What deletions from the document could be made without affecting the overall usefulness?  
6. Is there any incorrect or misleading information (what and where)?  
7. How would you improve this document?  
DS21231E-page 18  
1997-2012 Microchip Technology Inc.  
25AA160/25LC160/25C160  
PRODUCT IDENTIFICATION SYSTEM  
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.  
PART NO.  
Device  
X
/XX  
XXX  
Examples:  
Temperature  
Range  
Package  
Pattern  
a) 25AA160-I/P: Industrial Temp.,  
PDIP package  
b) 25AA160-I/SN: Industrial Temp.,  
SOIC package  
Device  
25AA160: 16 Kbit 1.8V SPI Serial EEPROM  
25AA160T: 16 Kbit 1.8V SPI Serial EEPROM (Tape and Reel)  
25LC160: 16 Kbit 2.5V SPI Serial EEPROM  
c) 25LC160-I/SN: Industrial Temp.,  
SOIC package  
25LC160T: 16 Kbit 2.5V SPI Serial EEPROM (Tape and Reel)  
25C160: 16 Kbit 5.0V SPI Serial EEPROM  
25C160T: 16 Kbit 5.0V SPI Serial EEPROM (Tape and Reel)  
d) 25LC160T-I/SN: Tape and Reel,  
Industrial Temp., SOIC package  
e) 25C160-E/P: Extended Temp.,  
PDIP package  
f)  
25C160-E/SN: Extended Temp.,  
SOIC package  
Temperature Range  
Package  
I
E
=
=
-40C to +85C  
-40C to +125C  
P
SN  
=
=
Plastic DIP (300 mil body), 8-lead  
Plastic SOIC (150 mil body), 8-lead  
Sales and Support  
Data Sheets  
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and  
recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:  
1. Your local Microchip sales office  
2. The Microchip Worldwide Site (www.microchip.com)  
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.  
New Customer Notification System  
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.  
1997-2012 Microchip Technology Inc.  
DS21231E-page 19  
25AA160/25LC160/25C160  
NOTES:  
DS21231E-page 20  
1997-2012 Microchip Technology Inc.  
Note the following details of the code protection feature on Microchip devices:  
Microchip products meet the specification contained in their particular Microchip Data Sheet.  
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the  
intended manner and under normal conditions.  
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our  
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data  
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.  
Microchip is willing to work with the customer who is concerned about the integrity of their code.  
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not  
mean that we are guaranteeing the product as “unbreakable.”  
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our  
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts  
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.  
Information contained in this publication regarding device  
applications and the like is provided only for your convenience  
and may be superseded by updates. It is your responsibility to  
ensure that your application meets with your specifications.  
MICROCHIP MAKES NO REPRESENTATIONS OR  
WARRANTIES OF ANY KIND WHETHER EXPRESS OR  
IMPLIED, WRITTEN OR ORAL, STATUTORY OR  
OTHERWISE, RELATED TO THE INFORMATION,  
INCLUDING BUT NOT LIMITED TO ITS CONDITION,  
QUALITY, PERFORMANCE, MERCHANTABILITY OR  
FITNESS FOR PURPOSE. Microchip disclaims all liability  
arising from this information and its use. Use of Microchip  
devices in life support and/or safety applications is entirely at  
the buyer’s risk, and the buyer agrees to defend, indemnify and  
hold harmless Microchip from any and all damages, claims,  
suits, or expenses resulting from such use. No licenses are  
conveyed, implicitly or otherwise, under any Microchip  
intellectual property rights.  
Trademarks  
The Microchip name and logo, the Microchip logo, dsPIC,  
FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro,  
PICSTART, PIC logo, rfPIC, SST, SST Logo, SuperFlash  
and UNI/O are registered trademarks of Microchip Technology  
Incorporated in the U.S.A. and other countries.  
32  
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor,  
MTP, SEEVAL and The Embedded Control Solutions  
Company are registered trademarks of Microchip Technology  
Incorporated in the U.S.A.  
Silicon Storage Technology is a registered trademark of  
Microchip Technology Inc. in other countries.  
Analog-for-the-Digital Age, Application Maestro, BodyCom,  
chipKIT, chipKIT logo, CodeGuard, dsPICDEM,  
dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,  
ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial  
Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB  
Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code  
Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit,  
PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O,  
Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA  
and Z-Scale are trademarks of Microchip Technology  
Incorporated in the U.S.A. and other countries.  
SQTP is a service mark of Microchip Technology Incorporated  
in the U.S.A.  
GestIC and ULPP are registered trademarks of Microchip  
Technology Germany II GmbH & Co. & KG, a subsidiary of  
Microchip Technology Inc., in other countries.  
All other trademarks mentioned herein are property of their  
respective companies.  
© 1997-2012, Microchip Technology Incorporated, Printed in  
the U.S.A., All Rights Reserved.  
Printed on recycled paper.  
ISBN: 9781620767290  
QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
Microchip received ISO/TS-16949:2009 certification for its worldwide  
headquarters, design and wafer fabrication facilities in Chandler and  
Tempe, Arizona; Gresham, Oregon and design centers in California  
and India. The Company’s quality system processes and procedures  
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping  
devices, Serial EEPROMs, microperipherals, nonvolatile memory and  
analog products. In addition, Microchip’s quality system for the design  
and manufacture of development systems is ISO 9001:2000 certified.  
== ISO/TS 16949 ==  
1997-2012 Microchip Technology Inc.  
DS21231E-page 21  
Worldwide Sales and Service  
AMERICAS  
ASIA/PACIFIC  
ASIA/PACIFIC  
EUROPE  
Corporate Office  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
http://www.microchip.com/  
support  
Asia Pacific Office  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431  
India - Bangalore  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123  
Austria - Wels  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393  
Denmark - Copenhagen  
Tel: 45-4450-2828  
Fax: 45-4485-2829  
India - New Delhi  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632  
France - Paris  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79  
India - Pune  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513  
Australia - Sydney  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755  
Web Address:  
www.microchip.com  
Germany - Munich  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44  
Japan - Osaka  
Tel: 81-66-152-7160  
Fax: 81-66-152-9310  
Atlanta  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455  
China - Beijing  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104  
Italy - Milan  
Tel: 39-0331-742611  
Fax: 39-0331-466781  
Japan - Yokohama  
Tel: 81-45-471- 6166  
Fax: 81-45-471-6122  
China - Chengdu  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889  
Boston  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088  
Netherlands - Drunen  
Tel: 31-416-690399  
Fax: 31-416-690340  
Korea - Daegu  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302  
China - Chongqing  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500  
Chicago  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075  
Spain - Madrid  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91  
Korea - Seoul  
China - Hangzhou  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934  
UK - Wokingham  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820  
Cleveland  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643  
China - Hong Kong SAR  
Tel: 852-2401-1200  
Fax: 852-2401-3431  
Malaysia - Kuala Lumpur  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859  
Dallas  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924  
China - Nanjing  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470  
Malaysia - Penang  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068  
China - Qingdao  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205  
Philippines - Manila  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069  
Detroit  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260  
China - Shanghai  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066  
Singapore  
Tel: 65-6334-8870  
Fax: 65-6334-8850  
Indianapolis  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
China - Shenyang  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393  
Taiwan - Hsin Chu  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955  
Los Angeles  
China - Shenzhen  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760  
Taiwan - Kaohsiung  
Tel: 886-7-213-7828  
Fax: 886-7-330-9305  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
China - Wuhan  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118  
Taiwan - Taipei  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102  
Santa Clara  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445  
China - Xian  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256  
Thailand - Bangkok  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350  
Toronto  
Mississauga, Ontario,  
Canada  
China - Xiamen  
Tel: 905-673-0699  
Fax: 905-673-6509  
Tel: 86-592-2388138  
Fax: 86-592-2388130  
China - Zhuhai  
Tel: 86-756-3210040  
Fax: 86-756-3210049  
10/26/12  
DS21231E-page 22  
1997-2012 Microchip Technology Inc.  

相关型号:

25AA160P

2K X 8 SPI BUS SERIAL EEPROM, PDIP8, 0.300 INCH, PLASTIC, DIP-8
MICROCHIP

25AA160SN

2K X 8 SPI BUS SERIAL EEPROM, PDSO8, 0.150 INCH, PLASTIC, SOIC-8
MICROCHIP

25AA160ST

2K X 8 SPI BUS SERIAL EEPROM, PDSO8, TSSOP-8
MICROCHIP

25AA160T-/P

16K SPI Bus Serial EEPROM
MICROCHIP

25AA160T-/SN

16K SPI Bus Serial EEPROM
MICROCHIP

25AA160T-E/P

16K SPI Bus Serial EEPROM
MICROCHIP

25AA160T-E/SN

16K SPI Bus Serial EEPROM
MICROCHIP

25AA160T-I/OT

2K X 8 SPI BUS SERIAL EEPROM, PDSO5, SOT-23, 5 PIN
MICROCHIP

25AA160T-I/P

16K SPI Bus Serial EEPROM
MICROCHIP

25AA160T-I/SN

16K SPI Bus Serial EEPROM
MICROCHIP

25AA160T-I/ST

2K X 8 SPI BUS SERIAL EEPROM, PDSO8, TSSOP-8
MICROCHIP
ETC