SY89876LMG [MICROCHIP]
89876 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC16;型号: | SY89876LMG |
厂家: | MICROCHIP |
描述: | 89876 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC16 驱动 输出元件 逻辑集成电路 |
文件: | 总10页 (文件大小:142K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
®
3.3V, 2.0GHz ANY DIFFERENTIAL IN-TO-LVDS
PROGRAMMABLE CLOCK DIVIDER AND
1:2 FANOUT BUFFER W/ INTERNAL TERMINATION
®
Precision Edge
SY89876L
FEATURES
DESCRIPTION
Integrated programmable clock divider and 1:2
This low-skew, low-jitter device is capable of accepting a
high-speed (e.g., 622MHz or higher) CML, LVPECL, LVDS
or HSTL clock input signal and dividing down the frequency
using a programmable divider ratio to create a lower speed
version of the input clock. Available divider ratios are 2, 4, 8
and 16, or straight pass-through.
fanout buffer
Guaranteed AC performance over temperature and
voltage:
• >2.0GHz f
MAX
• <190ps t / t
r
f
• <15ps within device skew
The differential input buffer has a unique internal
termination design that allows access to the termination
network through a VT pin. This feature allows the device to
Low jitter design:
• <10ps total jitter
PP
easily interface to different logic standards. A V
• <1ps
cycle-to-cycle jitter
REF-AC
RMS
reference is included for AC-coupled applications.
Unique input termination and VT Pin for DC- and AC-
The /RESET input asynchronously resets the divider. In
the pass-through function (divide by 1) the /RESET
synchronously enables or disables the outputs on the next
falling edge of IN (rising edge of /IN).
coupled inputs; CML, PECL, LVDS and HSTL
LVDS-compatible outputs
TTL/CMOS inputs for select and reset
Parallel programming capability
Programmable divider ratios of 1, 2, 4, 8 and 16
Low voltage operation 3.3V
Output disable function
–40°C to 85°C industrial temperature range
®
Available in 16-pin (3mm x 3mm) MLF package
TYPICAL PERFORMANCE
APPLICATIONS
SONET/SDH line cards
Transponders
OC-12 to OC-3
Translator/Divider
High-end, multiprocessor servers
CML/LVPECL/LVDS
622MHz
LVDS
155.5MHz
Clock Out
Divide-by-4
FUNCTIONAL BLOCK DIAGRAM
Clock In
S2
(TTL/CMOS)
/RESET
(TTL/CMOS)
622MHz In
Enable
FF
IN
Enable
MUX
Q0
/Q0
MUX
/IN
Q0
Q1
IN
Divided
by
2, 4, 8
or 16
50Ω
/Q1
155.5MHz Out
VT
50Ω
/IN
S1
(TTL/CMOS)
Decoder
S0
(TTL/CMOS)
/Q0
VREF_AC
Precision Edge is a registered trademark of Micrel, Inc.
MicroLeadFrame and MLF are registered trademarks of Amkor Technology, Inc.
Rev.: E
Amendment: /0
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
1
Issue Date: August 2007
Precision Edge®
SY89876L
Micrel, Inc.
PACKAGE/ORDERING INFORMATION
Ordering Information(1)
Package Operating
Package
Marking
Lead
Finish
16 15 14 13
Part Number
SY89876LMI
SY89876LMITR(2)
SY89876LMG(3)
Type
Range
1
2
12
11
10
9
IN
Q0
MLF-16
MLF-16
MLF-16
Industrial
Industrial
Industrial
876L
876L
Sn-Pb
Sn-Pb
/Q0
VT
VREF-AC
/IN
3
4
Q1
876L with
Pb-Free
/Q1
Pb-Free bar-line indicator NiPdAu
876L with Pb-Free
Pb-Free bar-line indicator NiPdAu
5
6
7
8
SY89876LMGTR(2, 3) MLF-16
Industrial
Notes:
1. Contact factory for die availability. Dice are guaranteed at T = 25°C, DC Electricals only.
A
2. Tape and Reel.
®
16-Pin MLF (MLF-16)
3. Pb-Free package is recommended for new designs.
PIN DESCRIPTION
Pin Number
Pin Name
Pin Function
12, 9
IN, /IN
Differential Input: Internal 50ý termination resistors to VT input. Flexible input accepts any
differential input. See “Input Interface Applications” section.
1, 2, 3, 4
16, 15, 5
Q0, /Q0
Q1, /Q1
Differential Buffered LVDS Outputs: Divided by 1, 2, 4, 8 or 16. See “Truth Table.”
Unused output pairs must be terminated with 100ý across the different pair.
S0, S1, S2
Select Pins: See “Truth Table.” LVTTL/CMOS logic levels. Internal 25ký pull-up resistor.
Logic HIGH if left unconnected (divided by 16 mode.) Input threshold is VCC/2.
6
8
NC
No Connect.
/RESET,
/DISABLE
LVTTL/CMOS Logic Levels: Internal 25ký pull-up resistor. Logic HIGH if left unconnected.
Apply LOW to reset the divider (divided by 2, 4, 8 or 16 mode). Also acts as a disable/enable
function. The reset and disable function occurs on the next high-to-low clock input transition.
Input threshold is VCC/2.
10
11
VREF-AC
VT
Reference Voltage: Equal to VCC–1.4V (approx.). Used for AC-coupled applications only.
Decouple the VREF–AC pin with a 0.01µF capacitor. See “Input Interface Applications” section.
Termination Center-Tap: For CML or LVDS inputs, leave this pin floating. Otherwise, See
Figures 4a to 4f “Input Interface Applications” section.
7, 14
13
VCC
Positive Power Supply: Bypass with 0.1µF//0.01µF low ESR capacitor.
GND, Exposed Ground. Exposed pad must be connected to the same potential as the GND pin.
pad
TRUTH TABLE
/RESET(1) S2
S1
X
0
S0 Outputs
1
1
0
1
1
1
1
X
X
0
1
0
1
X
Reference Clock (pass through)
Reference Clock ÷2
Reference Clock ÷4
Reference Clock ÷8
Reference Clock ÷16
1
0
1
1
1
1
0(1)
X
Q = LOW, /Q = HIGH
Clock Disable
Note:
1. Reset/Disable function is asserted on the next clock input (IN, /IN)
high-to-low transition.
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
2
Precision Edge®
SY89876L
Micrel, Inc.
Absolute Maximum Ratings(Note 1)
Operating Ratings(Note 2)
Supply Voltage (V )................................... –0.5V to +4.0V
Supply Voltage (V )....................................... +3.3V ±10%
CC
CC
Input Voltage (V ) ...................................–0.5V to V +0.3 Ambient Temperature (T ) .........................–40°C to +85°C
IN
CC
A
ECL Output Current (I
)
Package Thermal Resistance
OUT
®
Continuous ..........................................................50mA
MLF (θ )
JA
Surge.................................................................100mA
Still-Air ............................................................. 60°C/W
500lfpm ........................................................... 54°C/W
Input Current IN, /IN (I ) ......................................... ±50mA
IN
®
MLF (ψ ), Note 4
JB
V Current (I ) ...................................................... ±100mA
T
V
VT
Junction-to-Board............................................ 32°C/W
Sink/Source Current (I
), Note 3 ...... ±2mA
REF-AC
VREF-AC
Lead Temperature (soldering 20 sec.) ...................... 260°C
Storage Temperature (T ) ........................–65°C to +150°C
S
Note 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is
not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratlng
conditions for extended periods may affect device reliability.
Note 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
Note 3. Due to the limited drive capability use for input of the same package only.
Note 4. Junction-to-board resistance assumes exposed pad is soldered (or equivalent) to the device’s most negative potential on the PCB.
(Notes 1, 2)
DC ELECTRICAL CHARACTERISTICS
TA= –40°C to +85°C; Unless otherwise stated.
Symbol
VCC
Parameter
Condition
Min
Typ
Max
3.6
Units
V
Power Supply
3.0
ICC
Power Supply Current
No load, max. VCC
75
100
110
mA
ý
RIN
Differential Input Resistance
(IN-to-/IN)
90
100
VIH
Input High Voltage (IN, /IN)
Input Low Voltage (IN, /IN)
Input Voltage Swing
Note 2
Note 2
Note 3
Note 4
Note 2
Note 5
0.1
–0.3
0.1
0.2
–
–
–
–
–
–
VCC+0.3
VIH–0.1
VCC
V
V
VIL
VIN
V
VDIFF_IN
|IIN|
Differential Input Voltage Swing
Input Current (IN, /IN)
V
45
mA
V
VREF–AC
Reference Voltage
VCC–1.525 VCC–1.425 VCC–1.325
Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
Note 2. Specification for packaged product only.
Note 3. Due to the internal termination (see Figure 2a) the input current depends on the applied voltages at IN, /IN and V inputs. Do not apply a combination
T
of voltages that causes the input current to exceed the maximum limit!
Note 4. See “Timing Diagram” for V definition. V (Max) is specified when V is floating.
T
IN
IN
Note 5. See “Typical Operating Characteristics” section for V
definition.
DIFF
Note 6. Operating using V is limited to AC-coupled PECL or CML applications only. Connect directly to V pin.
IN
T
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
3
Precision Edge®
SY89876L
Micrel, Inc.
(Notes 1, 2)
LVDS DC ELECTRICAL CHARACTERISTICS
VCC = 3.3V ±10%; RL = 100ý across the outputs; TA = –40°C to +85°C; Unless otherwise stated.
Symbol
VOUT
VOH
Parameter
Condition
Note 3, 4
Note 3
Min
Typ
Max
400
Units
mV
V
Output Voltage Swing
Output High Voltage
250
350
1.475
VOL
Output Low Voltage
Note 3
0.925
1.125
–50
V
VOCM
∆VOCM
Output Common Mode Voltage
Change in Common Mode Voltage
Note 4
1.375
50
V
mV
Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
Note 2. Specification for packaged product only.
Note 3. Measured as per Figure 3a, 100ý across Q and /Q outputs.
Note 4. Measured as per Figure 3b.
(Notes 1, 2)
LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS
VCC = 3.3V ±10%; TA = –40°C to +85°C; Unless otherwise stated.
Symbol
VIH
Parameter
Condition
Min
Typ
Max
Units
V
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Current
2.0
VIL
0.8
20
V
IIH
–125
µA
µA
IIL
–300
Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
Note 2. Specification for packaged product only.
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
4
Precision Edge®
SY89876L
Micrel, Inc.
(Notes 1)
AC ELECTRICAL CHARACTERISTICS
VCC = 3.3V ±10%; RL = 100ý across the outputs; TA = –40°C to +85°C; Unless otherwise stated.
Symbol
fMAX
Parameter
Condition
VOUT ž 200mV
Input Swing < 400mV
Input Swing ž 400mV
Note 2
Min
2.0
Typ
2.5
690
640
5
Max
Units
GHz
ps
Maximum Input Frequency
tPD
Differential Propagation Delay
IN to Q
590
540
870
820
15
ps
tSKEW
Within-Device Skew (diff.)
Part-to-Part Skew (diff.)
Reset Recovery Time
Cycle-to-Cycle Jitter
Total Jitter
ps
Note 2
280
ps
tRR
Note 3
600
ps
Tjitter
Note 4
1
psRMS
psPP
ps
Note 5
10
tr,tf
Rise/Fall Time (20% to 80%)
60
110
190
Note 1. Measured with 400mV input signal, 50% duty cycle, all outputs loaded with 100ý across each output pair, unless otherwise stated.
Note 2. Skew is measured between outputs under identical transitions.
Note 3. See “Timing Diagram.”
Note 4. Cycle-to-cycle jitter definition: the variation in period between adjacent cycles over a random sample of adjacent cycle pairs. T
= T –T
,
n+1
jitter_cc
n
where T is the time between rising edges of the output signal.
12
Note 5. Total jitter definition: with an ideal clock input of frequency - f
, no more than one output edge in 10 output edges will deviate by more
MAX
than the specified peak-to-peak jitter value.
TIMING DIAGRAM
/RESET
VCC/2
tRR
IN
VIN
/IN
VIN Swing
tPD
/Q
Q
V
OUT Swing
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
5
Precision Edge®
SY89876L
Micrel, Inc.
TYPICAL OPERATING CHARACTERISTICS
V
= 3.3V, R = 100ý across the output; T = 25°C, unless otherwise stated.
CC
L
A
Q Output Amplitude
vs. Frequency
IN to Q Propagation Delay
vs. Input Swing
350
300
250
200
150
100
50
700
675
650
625
600
0
0
0.5
1
1.5
2
2.5
3
3.5
100 300 500 700 900 1100
INPUT SWING (mV)
FREQUENCY (MHz)
IN to Q Propagation Delay
vs. Temperature
Output Duty Cycle
vs. Frequency
800
750
700
650
600
550
500
60
55
50
45
40
-60 -40 -20
0
20 40 60 80 100
0
500 1000 1500 2000 2500 3000
TEMPERATURE (°C)
FREQUENCY (MHz)
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
6
Precision Edge®
SY89876L
Micrel, Inc.
TYPICAL OPERATING CHARACTERISTICS (Continued)
V
= 3.3V, VIN = 100mV, RL = 100ý across the output; T = 25°C, unless otherwise stated.
CC
A
1.25GHz Output
622MHz Output
TIME (300ps/div.)
TIME (130ps/div.)
2.5GHz Output
TIME (80ps/div.)
DEFINITION OF SINGLE-ENDED AND DIFFERENTIAL SWINGS
VDIFF_IN, VDIFF_OUT
700mV (typical)
VIN, VOUT
350mV
(typical)
Figure 1b. Differential Swing
Figure 1a. Single-Ended Swing
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
7
Precision Edge®
SY89876L
Micrel, Inc.
INPUT INTERFACE APPLICATIONS
VCC
VCC
1.86k
1.86k
1.86k
1.86k
25kΩ
R
R
S0
S1
S2
/RESET
IN
VT
50Ω
50Ω
GND
GND
/IN
Figure 2b. Simplified TTL/CMOS Input Buffer
Figure 2a. Simplified Differential Input Buffer
LVDS OUTPUTS
LVDS (Low Voltage Differential Swing) specifies a small to permit large variations in ground between an LVDS driver
swing of 350mV typical, on a nominal 1.25V common mode and receiver.
above ground. The common mode voltage has tight limits
50Ω, 1%
100Ω
vOD
–1%
vOH, vOL
vOCM
,
vOH, vOL
50Ω, 1%
∆vOCM
GND
GND
Figure 3b. LVDS Common Mode Measurement
Figure 3a. LVDS Differential Measurement
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
8
Precision Edge®
SY89876L
Micrel, Inc.
INPUT INTERFACE APPLICATIONS
VCC
VCC
VCC
VCC
VCC
VCC
IN
IN
IN
CML
CML
PECL
GND
/IN
/IN
VCC
/IN
SY89876L
SY89876L
SY89876L
GND
GND
VT
NC
NC
VT
VT
VCC
Rb
0.01µF
VREF_AC
VREF_AC
VREF_AC
50Ω
NC
0.01µF
Figure 4a. DC-Coupled CML
Input Interface
Figure 4b. AC-Coupled CML
Input Interface
Figure 4c. DC-Coupled PECL
Input Interface
VCC
VCC
VCC
VCC
VCC
VCC
IN
IN
IN
HSTL
PECL
LVDS
/IN
/IN
/IN
SY89876L
Rpd
100Ω
Rpd
100Ω
SY89876L
SY89876L
GND
VT
GND
VT
NC
NC
VT
VCC
NC
GND
VREF_AC
GND
GND
VREF_AC
VREF_AC
0.01µF
Figure 4f. HSTL
Input Interface
Figure 4d. AC-Coupled PECL
Input Interface
Figure 4e. LVDS
Input Interface
RELATED PRODUCT AND SUPPORT DOCUMENTATION
Part Number
Function
Data Sheet Link
SY89873L
3.3V, 2.5GHz Any Diff. IN-to-LVDS
Programmable Clock Divider/Fanout Buffer
w/ Internal Termination
http://www.micrel.com/product-info/products/sy89873l.shtml
MLF® Application Note
http://www.amkor.com/products/notes_papers/mlf_appnote.pdf
http://www.micrel.com/product-info/products/solutions.shtml
HBW Solutions New Products and Applications
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
9
Precision Edge®
SY89876L
Micrel, Inc.
®
16-PIN MicroLeadFrame (MLF-16)
Package
EP- Exposed Pad
Die
CompSide Island
Heat Dissipation
Heat Dissipation
VEE
Heavy Copper Plane
Heavy Copper Plane
®
VEE
PCB Thermal Consideration for 16-Pin MLF Package
(Always solder, or equivalent, the exposed pad to the PCB)
Package Notes:
Note 1. Package meets Level 2 moisture sensitivity classification, and are shipped in dry-pack form.
Note 2. Exposed pads must be soldered to a ground for proper thermal management.
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com
The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.
Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can
reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into
the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser’s
use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser’s own risk and Purchaser agrees to fully indemnify
Micrel for any damages resulting from such use or sale.
© 2005 Micrel, Incorporated.
M9999-082407
hbwhelp@micrel.com or (408) 955-1690
10
相关型号:
SY89876LMG-TR
89876 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC16
MICROCHIP
SY89876LMGTR
3.3V, 2.0GHz ANY DIFFERENTIAL IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER AND 1:2 FANOUT BUFFER W/ INTERNAL TERMINATION
MICREL
SY89876LMI
3.3V, 2.0GHz ANY DIFFERENTIAL IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER AND 1:2 FANOUT BUFFER W/ INTERNAL TERMINATION
MICREL
SY89876LMI
Low Skew Clock Driver, 89876 Series, 2 True Output(s), 0 Inverted Output(s), 3 X 3 MM, MLF-16
MICROCHIP
SY89876LMITR
3.3V, 2.0GHz ANY DIFFERENTIAL IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER AND 1:2 FANOUT BUFFER W/ INTERNAL TERMINATION
MICREL
©2020 ICPDF网 联系我们和版权申明