2213C500M0000YDS_技术文档

REV

F

DESCRIPTION

DATE

11/8/17 DF/SM

PREP

APPD

HW

CO-28470

Specification, Hybrid TCXO

Hi-Rel Standard

MOUNT HOLLY SPRINGS, PA 17065

THE RECORD OF APPROVAL FOR THIS

DOCUMENT IS MAINTAINED ELECTRONICALLY

WITHIN THE ERP SYSTEM

CODE IDENT NO SIZE DWG. NO.

REV

F

DOC200103

00136

A

UNSPECIFIED TOLERANCES: N/A

SHEET 1 0F 26

1.

SCOPE

1.1

General. This specification defines the design, assembly and functional evaluation of high

reliability, hybrid TCXOs produced by Vectron International. Devices delivered to this

specification represent the standardized Parts, Materials and Processes (PMP) Program

developed, implemented and certified for advanced applications and extended environments.

1.2

Applications Overview. The designs represented by these products were primarily developed

for the MIL-Aerospace community. The lesser Design Pedigrees and Screening Options

imbedded within DOC200103 bridge the gap between Space and COTS hardware by providing

custom hardware with measures of mechanical, assembly and reliability assurance needed for

Military, Ruggedized COTS or Commercial environments.

2.

APPLICABLE DOCUMENTS

2.1

Specifications and Standards. The following specifications and standards form a part of this

document to the extent specified herein. The issue currently in effect on the date of quotation

will be the product baseline, unless otherwise specified. In the event of conflict between the

texts of any references cited herein, the text of this document shall take precedence.

Military

MIL-PRF-55310

MIL-PRF-38534

Oscillators, Crystal Controlled, General Specification For

Hybrid Microcircuits, General Specification For

Standards

MIL-STD-202

MIL-STD-883

Test Method Standard, Electronic and Electrical Component Parts

Test Methods and Procedures for Microelectronics

Vectron International

QSP-90100

DOC007131

Quality Systems Manual, Vectron International

Identification Common Documents, Materials and Processes, Hi-Rel XO

DPA Specification

DOC203982

QSP-91502

Procedure for Electrostatic Discharge Precautions

3.

GENERAL REQUIREMENTS

3.1

Classification. All devices delivered to this specification are of hybrid technology conforming

to Type 3, Class 2 of MIL-PRF-55310. Devices carry a Class 1C ESDS classification per

MIL-PRF-38534 and are marked with a single equilateral triangle at pin 1 per MIL-PRF-

55310.

3.2

Item Identification. External packaging choices are either metal flatpacks or DDIP with either

Sinewave or CMOS logic output. Unique Model Number Series’ are utilized to identify device

package configurations and output waveform as listed in Table 1.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

2

3.3

3.4

Absolute Maximum Ratings.

a. Supply Voltage Range (V_CC):

-0.5Vdc to +7.0Vdc (+5V CMOS)

-0.5Vdc to +5.0Vdc (+3.3V CMOS)

Contact factory for sinewave output

-65°C to +125°C

+150C

+300°C

b. Storage Temperature Range (T_STG):

c. Junction Temperature (T_J):

d. Lead Temperature (soldering, 10 seconds):

Design, Parts, Materials and Processes, Assembly, Inspection and Test.

3.4.1 Design. The ruggedized designs implemented for these devices are proven in military and

space applications under extreme environments. All designs utilize a 4-point crystal mount.

For radiation characteristics, see paragraph 4.1.3. For all Class S and Class B products,

components meet the Element Evaluation requirements of MIL-PRF-55310, Appendix B. If

Design Pedigree Code “E” is chosen, Enhanced Element Evaluation per Appendix A herein

will be performed.

3.4.1.1 Design and Configuration Stability. Barring changes to improve performance by reselecting

passive chip component values to offset component tolerances, there will not be fundamental

changes to the design or assembly or parts, materials and processes after first product delivery

of that item without written approval from the procuring activity.

3.4.1.2 Environmental Integrity. Designs have passed the environmental qualification levels of MIL-

PRF-55310. These designs have also passed extended dynamic levels of at least:

a. Sine Vibration: MIL-STD-202, Method 204, Condition G (30g pk.)

b. Random Vibration: MIL-STD-202, Method 214, Condition II-J (43.92g rms, three

minute duration in each of three mutually perpendicular directions)

c. Mechanical Shock: MIL-STD-202, Method 213, Condition F (1500g, 0.5ms)

3.4.2 Prohibited Parts, Materials and Processes. The items listed are prohibited for use in high

reliability devices produced to this specification.

a. Gold metallization of package elements without a barrier metal.

b. Zinc chromate as a finish.

c. Cadmium, zinc, or pure tin external or internal to the device.

d. Plastic encapsulated semiconductor devices.

e. Ultrasonically cleaned electronic parts.

f. Heterojunction Bipolar Transistor (HBT) technology.

3.4.3 Assembly. Manufacturing utilizes standardized procedures, processes and verification

methods to produce MIL-PRF-55310 Class S / MIL-PRF-38534 Class K equivalent devices.

MIL-PRF-38534 Group B Option 1 in-line inspection is included on levels E and R per

paragraph 7.1 to further verify lot pedigree. Traceability of all components and production lots

are in accordance with MIL-PRF-38534, as a minimum. Tabulated records are provided as a

part of the deliverable data package. Devices are handled in accordance with Vectron

document QSP-91502 (Procedure for Electrostatic Discharge Precautions).

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

3

3.4.4 Inspection. The inspection requirements of MIL-PRF-55310 apply to all devices delivered to

this document. Inspection conditions and standards are documented in accordance with the

Quality Assurance, ISO-9001 derived system of QSP-90100.

3.4.5 Test. The Screening test matrix of Table 4 is tailored for selectable-combination testing to

eliminate costs associated with the development/maintenance of device-specific documentation

packages while maintaining performance integrity.

3.4.6 Marking. Device marking shall be in accordance with the requirements of MIL-PRF-55310.

3.4.7 Ruggedized COTS Design Implementation. Design Pedigree “D” devices (see ¶ 5.2) use the

same robust designs as the other device pedigrees. They do not include the provisions of

traceability or the Class-qualified componentry noted in paragraphs 3.4.3 and 4.1.

4.

DETAIL REQUIREMENTS

Components

4.1

4.1.1 Crystals. Cultured quartz crystal resonators are used to provide the selected frequency for the

devices. Premium Q swept quartz is standard for all Class S level products because of its

superior radiation tolerance. For Class B level products, swept quartz is optional, as required

by the customer. In accordance with MIL-PRF-55310, the manufacturer has a documented

crystal evaluation program.

4.1.2 Passive Components. Passive components will have the same pedigree as the die specified in

paragraph 7.1. Where possible, for Design Pedigrees ‘E’ & ‘R’, Established Reliability (ER)

failure level R and S passive components are employed. Otherwise, all components comply

with the Element Evaluation requirements of MIL-PRF-38534 or Enhanced Element

Evaluation as specified in Appendix A herein. When used, inductors may be open construction

and may use up to 47 gauge wire.

4.1.3 Class S Microcircuits. Microcircuits are procured from wafer lots that have passed MIL-PRF-

38534 Class K Lot Acceptance Tests for Class S devices. Although radiation testing is not

performed at the oscillator level, Design Pedigree Codes E and R versions of this TCXO are

acceptable for use in environments of up to 100krad (Si) total dose as a result of wafer lot

specific RLAT or by analysis of the individual components. Sinewave devices are assembled

with all bipolar semiconductors.

ACMOS devices are assembled with all bipolar

semiconductors with the exception of the ACMOS chip used to provide the CMOS output. An

ACMOS die from a radiation tested and certified wafer lot will be provided for all Class S

versions of this TCXO. This microcircuit is certified for 100krads (Si) total ionizing dose

(TID), RHA level R (2X minimum margin). NSC, as the 54ACT designer, rates the SET LET

at > 40MeV and SEL at >120MeV for the FACT™ family (AN-932). Vectron has conducted

additional SEE testing in 2008 to verify this performance since our lot wafer testing does not

include these parameters and determinations.

A copy of the parts list and materials can be provided for customer review upon request.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

4

4.1.3.1 Class B Microcircuits. When specified, microcircuits assembled into Pedigree Codes B and C

devices (¶ 5.2a) are procured from wafer lots that have passed MIL-PRF-55310 element

evaluations for Class B devices.

4.1.4 Packages. Packages are procured that meet the construction, lead materials and finishes as

specified in MIL-PRF-55310. All leads are Kovar with gold plating over a nickel underplate.

Package lots are evaluated in accordance with the requirements of MIL-PRF-38534 as

applicable.

4.1.5 Traceability and Homogeneity. All design pedigrees except option D have active device lots

that are homogenous and traceable to the manufacturer’s individual wafer. Swept Quartz

Crystals are traceable to the quartz bar and the processing details of the autoclave lot, as

applicable. All other elements and materials are traceable to their manufacturing lots.

Manufacturing lot and date code information shall be recorded, by TCXO serial number, of

every component and all materials used in the manufacture of that TCXO. All semiconductors

used in the manufacture of a given production lot of TCXOs shall be from the same wafer and

have the same manufacturing lot date code. A production lot, as defined by Vectron, is all

oscillators that have been kitted and assembled as a single group. After the initial kitting and

assembly, this production lot may be divided into multiple sublots to facilitate alignment and

test capacity and may be sealed at multiple times within a 13 week window.

4.2

Mechanical.

4.2.1 Package Outline. Table 1 links each Hi-Rel Standard Model Number of this specification to a

corresponding package style. Mechanical Outline information of each package style is found

in the referenced Figure.

4.2.2 Thermal Characteristics. Because these TCXOs are multichip hybrid designs, the actual θ_jcto

any one given semiconductor die will vary, but the combined average for all active devices

results in a θ_jcof approximately 40°C/W. The typical die temperature rise at any one given

semiconductor is 2°C to 4°C. With the oscillator operating at +125°C, the average junction

temperature is approximately +129°C and under no circumstance will it ever exceed the

maximum manufacturer’s rated junction temperature.

4.3

Electrical.

4.3.1 Input Power. CMOS devices are designed for 3.3 ±5% or 5.0 volt ±5% DC operation.

Sinewave devices are designed for 3.3, 5.0, 12.0 or 15.0 volt dc operation with ±5% tolerance.

4.3.2 Temperature Range. Operating range is IAW the chosen temperature stability code.

4.3.3 Frequency Tolerance. Temperature stability includes initial accuracy at +25°C (with EFC),

load ±10% and supply ±5%.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

5

4.3.4 All devices include an External Frequency Control (EFC) pin for the purpose of externally

setting each TCXO to its nominal frequency. The EFC shall be accomplished by connecting a

resistor or trimmer potentiometer from that Pin to GND. The EFC resistance adjustment range

is 0 or GND to 20K max with Nominal frequency typically occurring in the 5K to 10K

range. Customers will be furnished with the applicable EFC resistor value that can be used to

set each individual device within ±0.2 ppm of nominal frequency at time of shipment.

4.3.5 Frequency Aging. Aging limits, when tested in accordance with MIL-PRF-55310 Group B

inspection, shall not exceed ±1 ppm for the first year and ±5 ppm for 15 years for oscillators

that use crystals in the 10 MHz to 75 MHz range. For oscillators that use crystals greater than

75 MHz, the aging shall not exceed ±2 ppm for the first year and ±10 ppm for 15 years.

4.3.5.1 Frequency Aging Duration Option. By customer request, the Aging test may be terminated

after 15 days if the aging projection is less than the specified aging limit. This is a common

method of expediting 30-day Aging without incurring risk to the hardware and used quite

successfully for numerous customers. It is based on the ‘least squares fit’ determinations of

MIL-PRF-55310 paragraph 4.8.35. Vectron’s automated aging systems acquire data every

four hours, compared to the minimum MIL-PRF-55310 requirement of once every 72 hours.

This makes an extensive amount of data available to perform very accurate aging projections.

The delivered data would include the Aging plots projected to 30 days. If the units would not

perform within that limit then they would continue to the full 30-day term. Please advise by

purchase order text if this may be an acceptable option to exercise as it assists in Production

Test planning.

4.3.6 Operating Characteristics. See Tables 2 and 3. Waveform measurement points and logic

limits are in accordance with MIL-PRF-55310. Start-up time is 10 msec typical and 30 msec

maximum.

4.3.7 Output Load. Standard Sinewave (50 ohms) and CMOS (10kΩ, 15pF) test loads are in

accordance with MIL-PRF-55310.

4.3.8 Phase Noise. Contact factory for typical performance. If custom and/or guaranteed

performance is required, Vectron can assign a custom part number.

5.

QUALITY ASSURANCE PROVISIONS AND VERIFICATION

5.1

Verification and Test. Device lots shall be tested prior to delivery in accordance with the

applicable Screening Option letter as stated by the 16^thcharacter of the part number. Table 5

tests are conducted in the order shown and annotated on the appropriate process travelers and

data sheets of the governing test procedure. For devices that require Screening Options that

include MIL-PRF-55310 Group A Testing, the Post-Burn-In Electrical Test and the Group A

Electrical Test are combined into one operation.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

6

5.1.1 Screening Options. The Screening Options, by letter, are summarized as:

(K) Modified MIL-PRF-38534 Class K Screening, Group A QCI and 30-day aging

(S) MIL-PRF-55310 Class S Screening, Groups A & B QCI

(C) Modified MIL-PRF-55310 Class B Screening, Groups A & B QCI

(B) MIL-PRF-55310 Class B Screening, Groups A & B QCI

(X) Engineering Model (EM)

5.2 Optional Design, Test and Data Parameters. The following is a list of design, assembly,

inspection and test options that can be added by purchase order request.

a. Design Pedigree (choose one as the 5^thcharacter in the part number):

(E) Class S components, Enhanced Element Evaluation, Swept Quartz

(R) Class S components, Swept Quartz

(B) Class B components, Swept Quartz

(C) Class B components, Non-Swept Quartz

(D) COTS components, Non-Swept Quartz

b. Input Voltage as the 15^thcharacter

c. Frequency-Temperature Slew Test

d. Radiographic Inspection

e. Group C Inspection: MIL-PRF-55310 (requires 8 destruct specimens)

f. Group C Inspection: MIL-PRF-38534, Table C-Xc, Periodic Inspection (requires 10

destruct specimens – 5 pc. [SG 1(5/0), SG 3(3/0)], 5 pc. SG 2 (5/0). Subgroup 1 fine

leak test to be performed per MIL-STD-202, Method 112, Condition C.

g. Internal Water-Vapor Content (RGA) samples and test performance

h. MTBF Reliability Calculations

i. Worst Case/Derating Analysis

j. Deliverable Process Identification Documentation (PID)

k. Customer Source Inspection (pre-cap / final) [Note: Model numbers 2105, 2205, 2115

and 2215 require two pre-cap inspections.]

l. Destruct Physical Analysis (DPA): MIL-STD-1580 with exceptions as specified in

Vectron DOC203982.

m. Qualification: In accordance with MIL-PRF-55310, Table IV (requires 11 destruct

specimens).

n. Qualification: In accordance with EEE-INST-002, Section C4, Table 3, Level 1 or 2

(requires 11 destruct specimens)

o. High Resolution Digital Pre-Cap Photographs (20 Megapixels minimum)

p. Hot solder dip of leads with Sn63/Pb37 solder prior to shipping.

5.2.1 NASA EEE-INST-002. A combination of design pedigrees E or R along with Screening

option S and Group C Inspection in accordance with MIL-PRF-55310, meet the requirements

of Level 1 device reliability. A combination of design pedigrees B or C along with screening

option C and Group C Inspection in accordance with MIL-PRF-55310, meet the requirements

of Level 2 device reliability.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

7

5.3

5.4

Test Conditions. Unless otherwise stated herein, inspections are performed in accordance with

those specified in MIL-PRF-55310. Process travelers identify the applicable methods,

conditions and procedures to be used. Examples of electrical test procedures that correspond to

MIL-PRF-55310 requirements are shown in Table 3.

Deliverable Data. The manufacturer supplies the following data, as a minimum, with each lot

of devices:

a. Completed assembly and screening lot travelers, including rework history and Certificate

of Conformance.

b. Electrical test variables data, identified by unique serial number.

c. Frequency-Temperature Slew plots, Radiographic data, Group C data and RGA data as

required by purchase order.

d. Traceability, component LAT, enclosure LAT and RLAT (if specifically requested on

the purchase order).

5.5

5.6

Discrepant Material. All MRB authority resides with the procuring activity.

Failure Analysis. Any catastrophic failure (no output, no input current) at Post Burn-In or after

will be evaluated for root cause. The customer will be notified after occurrence and upon

completion of the evaluation.

6. PREPARATION FOR DELIVERY

6.1

Packaging. Devices will be packaged in a manner that prevents handling, ESD and transit

damage during shipping.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

8

7. ORDERING INFORMATION

7.1

Ordering Part Number. The ordering part number is made up of an alphanumeric series

of 16 characters. Design-affected product options, identified by the parenthetic letter on

the Optional Parameters list (¶ 5.2a and b), are included within the device part number.

The Part Number breakdown is described as:

Screening Option

per Table 4, 5.1.1

2101 R 100M0000 E B S

Model # (Table 1)

Design Pedigree

Input Voltage

A = +3.3V

B = +5V

C = +12V

D = +15V

E = Class S Components,

Enhanced Element Evaluation

Swept Quartz

Temperature Stability

A = ±0.5ppm, 0°C to +50°C

B = ±1ppm, 0°C to +50°C

D = ±1ppm, 0°C to +70°C

F = ±2ppm, 0°C to +70°C

I = ±5ppm, 0°C to +70°C

K = ±1ppm, -20°C to +70°C

M = ±2ppm, -20°C to +70°C

R = ±5ppm, -20°C to +70°C

T = ±2ppm, -40°C to +85°C

V = ±4ppm, -40°C to +85°C

W = ±5ppm, -40°C to +85°C

Y = ±10ppm, -55°C to +105°C

R = Class S Components,

Swept Quartz

B = Class B Components,

Swept Quartz

C = Class B Components, Non-

Swept Quartz

D = Ruggedized COTS: Non-

Swept Quartz, Commercial

Grade Components

7.1.1 Model Number. The device model number is the four (4) digit number assigned to a

corresponding package and output combination per Table 1.

7.1.2 Design Pedigree. Class S designs correspond to letters “E” and “R” and are described in

paragraph 5.2a. Class B variants correspond to either letter “B” or “C” and are described in

paragraph 5.2a. Ruggedized COTS, using commercial grade components, correspond to letter

“D”.

7.1.2.1 Input Voltage. Voltage is the 15^thcharacter. Voltage availability is dependant on platform.

7.1.3 Output Frequency. The nominal output frequency is expressed in the format as specified in

MIL-PRF-55310 utilizing eight (8) characters.

7.1.4 Screening Options. The 16^thcharacter is the Screening Option selected from Table 4.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

9

7.2

Optional Design, Test and Data Parameters. Test and documentation requirements above that

of the standard high reliability model shall be specified by separate purchase order line items

(as listed in ¶ 5.2c thru p).

HI-REL

STANDARD

MODEL #

PIN I/O 1/

Gnd/Case

MECHANICAL

OUTLINE

PACKAGE

OUTPUT

Vcc

24

11, 13 12

24

2

14

11, 13 12

24

2

14

24

Out

13

EFC

FIGURE 1

FIGURE 2

FIGURE 3

FIGURE 4

FIGURE 5

FIGURE 6

FIGURE 7

FIGURE 8

FIGURE 9

2101

2102

2103

2104

24 Pin DDIP

CMOS

Sine

12

5

12

1

4

1

6

1

4

1

6

1

4

1

6

1

4

1

6

1

32 Lead Flatpack

24 Lead Flatpack

14 Lead Flatpack

32 Lead Flatpack

24 Lead Flatpack

14 Lead Flatpack

24 Pin DDIP

32 Lead Flatpack

24 Lead Flatpack

14 Lead Flatpack

32 Lead Flatpack

24 Lead Flatpack

14 Lead Flatpack

13

8

1, 3, 7, 12, 14

2, 7, 9, 13

2105

2202 2/

2203 2/

2204 2/

2205 2/

2111

2112

2113

2114

2115

2212 2/

2213 2/

2214 2/

2215 2/

5

12

13

8

1, 3, 7, 12, 14

2, 7, 9, 13

FIGURE 1

FIGURE 2

FIGURE 3

FIGURE 4

FIGURE 5

FIGURE 6

FIGURE 7

FIGURE 8

FIGURE 9

13

12

5

12

11, 13 12

24

2

13

8

1, 3, 7, 12, 14

2, 7, 9, 13

5

14

11, 13 12

24

2

13

8

12

1, 3, 7, 12, 14

2, 7, 9, 13

14

1/. All unassigned pins have no internal connections or ties and may be externally connected to

GND by the customer.

2/. Models 2202 through 2205 and 2212 through 2215 represent lead formed versions.

TABLE 1 - Item Identification and Package Outline

Model Number

2101, 2111

2102, 2202, 2112, 2212

2103, 2203, 2113, 2213

2104, 2204, 2114, 2214

2105, 2205, 2115, 2215

Package

Typical Weight

(Grams)

24 Pin DDIP

21

10

16

19

8

32 Lead Flatpack

24 Lead Flatpack

14 Lead Flatpack

TABLE 1A – Typical Weight

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

10

Models 2101, 2102, 2103, 2104, 2105, 2202, 2203, 2204, 2205

Supply Voltage Options1/: +3.3V or +5V

Frequency

Range

(MHz)

Max Current

(mA)

Max t_r/t_f

(ns)

Duty Cycle

Max CMOS Load

(pF)

(%)

2/

5.25V 3.465V

5.25V

50

3.465V

35

0.300 - 100

50

35

5

40 to 60

1/. Waveform measurement points and logic limits are in accordance with MIL-PRF-55310.

2/. Tested with 15pF.

TABLE 2 - Electrical Performance Characteristics

Model 2111

Supply Voltage Options: +3.3V, +5V, +12V or +15V

Frequency

Range

(MHz)

Max Current

(mA)

Min Power Out

(dBm)

Harmonics/

Subharmonics

(>75MHz)

(dBc)

Spurious

(dBc)

3.3V/5V 12V/15V 3.3V/5V 12V/15V

20 35 +3 +7

10 - 225

< -20

< -70

TABLE 2A - Electrical Performance Characteristics

Models 2112, 2114, 2115, 2212, 2214, 2215

Supply Voltage Options: +3.3V, +5V, +12V or +15V

Frequency

Range

(MHz)

Max Current

(mA)

Min Power Out

(dBm)

Harmonics/

Subharmonics

(>75MHz)

(dBc)

Spurious

(dBc)

3.3V/5V 12V/15V 3.3V 5V 12V/15V

20 35 +3 +7

10 - 150

0

< -20

< -70

TABLE 2B - Electrical Performance Characteristics

Model 2113, 2213

Supply Voltage Options: +12V or +15V

Frequency

Range

(MHz)

Max Current

(mA)

Min Power Out

(dBm)

Harmonics/

Subharmonics

(>75MHz)

(dBc)

Spurious

(dBc)

12V

25

15V

35

12V

+5

15V

+7

10 – 500

< -20

< -70

TABLE 2C - Electrical Performance Characteristics

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

11

REQUIREMENTS AND

CONDITIONS

VECTRON

TEST

OPERATION LISTING

Input Current (no load)

Initial Accuracy @ Ref. Temp.

Output Logic Voltage Levels

Rise and Fall Times

PROCEDURE

GR-51681

GR-51596

GR-51597

GR-51599

GR-51601

GR-37269

DOC005199

GR-61352

MIL-PRF-55310, Para 4.8.5.1

MIL-PRF-55310, Para 4.8.6

MIL-PRF-55310, Para 4.8.21.3

MIL-PRF-55310, Para 4.8.22

MIL-PRF-55310, Para 4.8.23

MIL-PRF-55310, Para 4.8.4

MIL-PRF-55310, Para 4.8.10.1

MIL-PRF-55310, Para 4.8.14

MIL-PRF-55310, Para 4.8.29

Duty Cycle

Overvoltage Survivability

Initial Freq. – Temp. Accuracy

Freq. – Voltage Tolerance

Start-up Time (fast/slow start)

TABLE 3 - Electrical Test Parameters

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

12

SCREENING & TESTING OPTIONS

Option Code

K

S

C

B

X

Screening

(By Class Similarity)

Non-Destruct Wire

Bond Pull

Mil-PRF-38534

Mil-PRF-55310

Class ‘B’ modified

Mil-PRF-55310

Engineering

Model (EM)

Class ‘K’

Class ‘S’

Class ‘B’

100%

N/A

M883, Method

2017 for Class

‘H’

M883, Method

2017 for Class

‘H’

M883, Method 2017

Internal Visual

for Class ‘K’

for Class ‘H’

48 hrs min @

24 hrs min @

Stabilization Bake

Thermal Shock

+150C

M883, Method 1011, M883, Method 1011,

TC ‘A’ TC ‘A’

N/A

M883, Method 1010, M883, Method 1010, M883, Method 1010,

TC ‘B’ TC ‘B’ TC ‘B’

M883, Method

1010, TC ‘B’

M883, Method

2001, TC ‘A’

(5000 g, Y1

Temperature Cycling

N/A

M883, Method 2001, M883, Method 2001, M883, Method 2001,

Constant Acceleration

TC ‘A’ (5000 g, Y1

N/A

Axis only)

M883, Method 2020, M883, Method 2020, M883, Method 2020,

PIND

N/A

@ +25C only

N/A

TC ‘B’

Electrical Test

Frequency, Output

levels, Input Current

@ +25C only

1^stBurn-In

+125C for 160

+125C for 160 hours +125C for 240 hours +125C for 160 hours

(Powered with load)

hours

Electrical Test

Frequency, Output

levels, Input Current

@ +25C & Temp

@ +25C &

N/A

Extremes

Temp Extremes

2^ndBurn-In

N/A

+125C for 160 hours

(Powered with load)

Electrical Test

Frequency, Output

levels, Input Current

@ +25C & Temp

N/A

Extremes

2% applies to Input

Current @ +25C

Post 2^NDBurn-in

Electrical Test

10% applies to

Input Current

@ +25C

2% applies to Input

Current @ +25C

10% applies to Input

Current @ +25C

PDA

N/A

Radiographic

M883, Method 2012

100%

M883, Method 2012

100%

M883, Method 2012

100%

N/A

100%

N/A

Seal Test

(fine & gross)

100%

Sample per

Mil-PRF-55310

Sample per

Mil-PRF-55310

Group ‘A’ Inspection

100%

Group ‘B’ Inspection

(30 day Aging @

+70C)

Sample per

Mil-PRF-55310

Sample per

Mil-PRF-55310

100%

N/A

TABLE 4 - Screening & Test Matrix

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

13

FIGURE 1

Models 2101 & 2111 Package Outline

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

14

FIGURE 2

Models 2102 & 2112 Package Outline

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

15

FIGURE 3

Models 2103 & 2113 Package Outline

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

16

FIGURE 4

Models 2104 & 2114 Package Outline

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

17

FIGURE 5

Model 2105 and 2115 Package Outline

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

18

FIGURE 6

Models 2202 and 2212 Package Outline and Land Pattern

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

19

FIGURE 7

Models 2203 and 2213 Package Outline and Land Pattern

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

20

FIGURE 8

Models 2204 and 2214 Package Outline and Land Pattern

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

21

FIGURE 9

Model 2205 and 2215 Package Outline and Land Pattern

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

22

Appendix A

ENHANCED ELEMENT EVALUATION

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

23

MICROCIRCUIT ENHANCED ELEMENT EVALUATION

Mil-PRF-

38534

Subgroup Class

K

Test

Mil-STD-883

Quantity

Reference

Paragraph

Method

Condition

(accept number)

Element Electrical

A. May perform at wafer level

B. All failures shall be removed

from the lot

1

X

100%

C.3.3.1

C. Perform at room ambient

2

3

4

X

Element Visual

Internal Visual

2010

100%

10(0) or 22(0)

(See Notes 1 & 2)

C.3.3.2

C.3.3.3

C.3.3.4.2

X

Temperature Cycling

Mechanical Shock

or

1010

2002

C

B, Y1

direction

3,000 G, Y1

direction

C.3.3.3

10(0)

22(0)

(See Notes 1 & 2)

Constant Acceleration

2001

X

Interim Electrical

Burn-In

C.3.3.4.3

240 hours

minimum at

+125°C

1015

1005

X

Post Burn-In Electrical

Steady State Life

Final Electrical

C.3.3.4.3

10(0) wires or

20(1) wires

See method 2018

& Note 2

C.3.3.3

C.3.3.5

5

6

X

Wire Bond Evaluation

SEM

2011

2018

C.3.3.6

NOTES:

1. Subgroups 3, 4, & 5 shall be performed on a sample of 10 die if the wafer lot is from a QPL/QML line. If the die are

from commercial wafer lots, then the sample size shall be 22 die. Die from QPL/QML wafers not meeting the QPL/QML

requirements and downgraded to commercial grade shall not be used.

2. Subgroups 3, 4 & 5 shall be performed in the order listed in Table 1. Subgroup 6 may be performed at any time.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

24

SEMICONDUCTOR ENHANCED ELEMENT EVALUATION

Mil-PRF-

38534

Subgroup Class

K

Test

Mil-STD-750

Quantity

Reference

Paragraph

Method

Condition

(accept number)

Element Electrical

A. May perform at wafer level

B. All failures shall be removed

from the lot

Perform at room

ambient

1

2

X

100%

C.3.3.1

C.3.3.2

2069, 2070,

2072, 2073

2069, 2070,

X

Element Visual

Internal Visual

100%

10(0) or 22(0)

(Notes 1 & 2)

C.3.3.3

C.3.3.4.2

C.3.3.3

3

4

2072, 2073, 2074

X

Temperature Cycling

Surge Current

(when applicable)

1051

4066

C

A or B as

specified

X

Constant Acceleration

2006

2001

Y1 direction

20,000 G /

10,000 G for

Pd ≥ 10W

10(0)

22(0)

(See Notes 1 & 2)

X

Interim Electrical

C.3.3.4.3

1039

1042

1038

A

B

A

High Temperature

Reverse Bias (HTRB)

Complete

Within 16 hrs of

HTRB

X

Interim Electrical & Delta

completion

1039, 1042

1038

B, A

B

X

Burn-In 240 hours

1040

Post Burn-In Electrical

C.3.3.4.3

1026

1037

1042

1048

Steady State Life

1000 hours or equivalent

per MIL-PRF-19500

X

Final Electrical

C.3.3.4.3

C.3.3.3

C.3.3.5

10(0) wires or

20(1) wires

See method 2018

or 2077 & Note 2

5

6

Wire Bond Evaluation

2011

2018

2077

X

SEM

C.3.3.6

NOTES:

1. Subgroups 3, 4, & 5 shall be performed on a sample of 10 die if the wafer lot is from a QPL/QML line. If the die are

from commercial wafer lots, then the sample size shall be 22 die. Die from QPL/QML wafers not meeting the QPL/QML

requirements and downgraded to commercial grade shall not be used.

2. Subgroups 3, 4 & 5 shall be performed in the order listed in Table 1. Subgroup 6 may be performed at any time.

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

25

PASSIVE COMPONENTS ENHANCED ELEMENT EVALUATION

Requirements

Paragraph

Part Type

Test

Sample Size

Allowable Rejects

Ceramic capacitors (Production lot definition shall be per M55681 or M123 for chips, or M49470 T-level for stacks)

M55681 FRL S or M123

(chips)

N/A

DSCC Dwg COTS (chips)

Ultrasonic scan or CSAM

Group A

M123

100%

M123

N/A

M123

Group B, Subgroups 1 &

2

M123

N/A

M123

T-level M49470 (stacked)

General purpose M49470,

DSCC dwg or COTS

(stacked)

N/A

100%

N/A

Ultrasonic scan or CSAM M49470 for T-level

Group A

M49470 for T-level

Group B, Subgroups 2, 4

& 5b

M49470 for T-level

Tantalum Chip Capacitors (Note: Stacking tantalum chips will require a repeat of the entire Group A in M55365 with

minimum Weibull C and surge current option C. Production lot definition shall be per M55365.)

Group A (Weibull C

M55365

minimum with surge

current option C)

M55365

Group A (Weibull C

minimum with surge

current option C)

DSCC Dwg, COTS

M55365

Group C

Resistor Chips (Note: Gluing one resistor chip on top of another to change a design or save on real estate is not allowable

without extensive design/process verification, long term testing, and hybrid re-qualification. Production lot definition shall be

per M55342).

M55342 FRL R or S

DSCC Dwg, COTS

N/A

Group A

Group B

M55342 for T-level

Inductors (See Paragraph 4.1.2)

Magnetics, Closed Construction Leaded and Surface Mount (transformers, inductors, coils) (Note: Stacking magnetics shall be

qualified and the effects of the long term performance of the hybrids verified. When stacking magnetics, a repeat of the thermal

cycling plus electrical measurements as specified in Group A of Mil-Std-981. Design, workmanship and materials/processes

shall conform to MIL-STD-981 requirements).

Magnetics, Open Construction are unencapsulated and unpotted self-leaded parts consisting of magnet wire wound around a

magnetic core. These parts are fully visually inspectable. Open construction magnetics shall be subjected to 100% electrical

measurements and visual inspection per Mil-Std-981.

Custom closed magnetics

Group A

Group B

Mil-STD-981

CODE IDENT NO.

UNSPECIFIED TOLERANCES

SIZE

DWG NO.

REV.

SHEET

F

A

00136

N/A

DOC200103

26


型号：	2213C500M0000YDS
厂家：	Microsemi
描述：	Sine Output Oscillator,
文件：	总26页 (文件大小：1219K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

2213C500M0000YDS [MICROSEMI]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E