MC1391P [MOTOROLA]

TV HORIZONTAL PROCESSOR; 电视的卧式处理器
MC1391P
型号: MC1391P
厂家: MOTOROLA    MOTOROLA
描述:

TV HORIZONTAL PROCESSOR
电视的卧式处理器

电视
文件: 总6页 (文件大小:111K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Order this document by MC1391/D  
The MC1391 provides low–level horizontal sections including phase  
detector, oscillator and pre–driver. This device was designed for use in all  
types of television receivers.  
TV HORIZONTAL  
PROCESSOR  
Internal Shunt Regulator  
Preset Hold Control Capability  
±300 Hz Typical Pull–In  
SEMICONDUCTOR  
TECHNICAL DATA  
Linear Balanced Phase Detector  
Variable Output Duty Cycle for Driving Tube or Transistor  
Low Thermal Frequency Drift  
Small Static Phase Error  
8
Adjustable DC Loop Gain  
1
Positive Flyback Inputs  
P SUFFIX  
PLASTIC PACKAGE  
CASE 626  
ORDERING INFORMATION  
Operating  
Temperature Range  
Device  
Package  
MC1391P  
T
A
= 0° to +70°C  
Plastic DIP  
Figure 1. Simplified Application  
V
nonreg  
+ 30V  
R
R
B
A
+150V  
470  
470  
3k  
Hold  
C
100  
R
2.7k  
R
C
A
+
D
To  
µ
F
High  
Voltage  
Tripler  
R
3.3k  
4k  
10W  
12k  
x
Ry  
0.0068  
µF  
150k  
+
0.005  
C
C
R
2.4k  
E
C
µF  
B
1µF  
8
7
6
5
MJ105 or Equiv  
R
2.2k  
F
15k  
0.001  
Y
O
K
E
MC1391P  
R
Z
82k  
µF  
15.3:1  
MRD  
1140  
or  
1
2
3
4
0.01  
F
µ
1.5  
0.1µ  
F
F
5.0µF  
Equiv  
39k  
0.2  
µF  
MPS–U04  
or Equiv  
0.003  
0.1µ  
µF  
R
= 6.8 k per 100 V of flyback amplitude.  
Z
–20V Sync  
This circuit has an oscillator pull–in range of  
±
300 Hz, a noise bandwidth of 320 Hz, and a damping factor of 0.8.  
Motorola, Inc. 1996  
Rev 2  
MC1391  
MAXIMUM RATINGS (T = +25°C, unless otherwise noted.)  
A
Rating  
Supply Current  
Value  
40  
Unit  
mAdc  
Vdc  
Output Voltage  
40  
Output Current  
30  
mAdc  
Sync Input Voltage (Pin 3)  
Flyback Input Voltage (Pin 4)  
5.0  
5.0  
V
V
pp  
pp  
Power Dissipation (Package Limitation)  
Plastic Package  
625  
5.0  
mW  
mW/°C  
Derate above T = +25°C  
A
Operating Temperature Range (Ambient)  
Storage Temperature Range  
0 to +70  
°C  
°C  
–65 to +150  
ELECTRICAL CHARACTERISTICS (T = +25°C, unless otherwise noted. See Test Circuit of Figure 2, all switches in position 1.)  
A
Characteristics  
Min  
8.0  
Typ  
8.6  
20  
Max  
9.4  
Unit  
Vdc  
Regulated Voltage (Pin 6)  
Supply Current (Pin 6)  
mAdc  
Vdc  
Collector–Emitter Saturation Voltage (Output Transistor Q1 in Figure 6)  
(I = 20 mA, Pin 1 ) Vdc  
0.15  
2.0  
0.25  
C
Voltage (Pin 4)  
Vdc  
Hz  
Hz  
µs  
Oscillator Pull–in Range (Adjust R in Figure 2)  
±300  
±900  
H
Oscillator Hold–in Range (Adjust R in Figure 2)  
H
Static Phase Error  
(∆f = 300 Hz)  
0.5  
Free–running Frequency Supply Dependance  
(S1 in position 2)  
Hz/Vdc  
±3.0  
Phase Detector Leakage (Pin 5)  
(All switches in position 2)  
µA  
±1.0  
5.0  
Sync Input Voltage (Pin 3)  
2.0  
1.0  
V
V
pp  
Sawtooth Input Voltage (Pin 4)  
3.0  
pp  
Figure 2. Test Circuit  
0.1  
µ
F
3.3k  
2
+
0.1  
µ
F
3.3k  
5
6
7
S2  
S3  
4
2
+
1
2
S1  
µA  
0.1  
µ
F
1
Pulse Generator  
Sync Pulse =  
+4.0V  
3
2
–20 V, 5.0  
µs,  
1
39k  
0.003  
MC1391P  
f
= 15.750 Hz  
150k  
O
R
H
µF  
12k  
Output  
Pulse  
+30V  
3.0k  
6800pF  
1.0k  
1.0k  
Pulse Generator  
Output = +50 V  
8
1
12 µs  
V
2.0k  
M
V
+30V (See Figure 5)  
CC  
2
MOTOROLA ANALOG IC DEVICE DATA  
MC1391  
Figure 3. Frequency versus Temperature  
Figure 4. Frequency Drift versus Warm–Up Time  
40  
30  
30  
20  
10  
Reference Frequency  
= 15.750 Hz  
0
–10  
–20  
–30  
20  
10  
0
S3 in Position 2  
–40  
–50  
–60  
–70  
Reference Frequency  
= 15.750Hz  
0
10  
20  
30  
40  
50  
60  
C)  
70  
80  
0
30  
60  
90  
120  
T , AMBIENT TEMPERATURE (  
°
t, TIME (s)  
A
Figure 5. Mark Space Ratio  
4.75  
4.5  
f
= 15,750 Hz  
O
4.25  
4.0  
t = 63.5 µs  
3.75  
3.5  
3.25  
3.0  
2.75  
0
10  
20  
30  
40  
50  
POSITIVE PULSE WIDTH (  
µs)  
Figure 6. Representative Schematic Diagram  
Oscillator  
Timing  
V
6
CC  
7
Pre–Driver  
Oscillator  
Regulator  
Phase Detector  
R22  
R17  
R14  
330  
R23  
2k  
2.15  
10k  
k
R8  
R6  
3.3k  
5
R11  
3.0k  
2.4k  
Z2  
Q18  
R1  
2.6k  
Phase  
Detector  
Output  
Q14  
Q13  
D1  
Q6  
Q11  
R
Mark–Space  
D2  
Z1  
18  
Q16  
Ratio  
Q4  
Q7 Q8  
R9  
1.2k  
8
Q15  
7.5k  
7.5k  
R
4
R4 430  
Q5  
Q3  
R12  
820  
Output  
1
16  
6.8k  
R19  
R20  
Sawtooth  
Input  
R15  
3.3k  
Q10  
Q1  
R10  
3.6k  
Q12  
Q17  
Q2  
510  
Q9  
R3 7.5k  
R5 2.4k  
D3  
R21  
910  
R2 6.8k  
470  
R7  
R13  
240  
D4  
2
3
Ground  
Sync Input  
3
MOTOROLA ANALOG IC DEVICE DATA  
MC1391  
CIRCUIT OPERATION  
The MC1391P contains the oscillator, phase detector and  
The phase detector is isolated from the remainder of the  
circuit by R14 and Z2. The phase detector consists of the  
comparator Q15, Q16 and the gated current source Q17.  
Negative going sync pulses at Pin 3 turn off Q12 and the  
current division between Q15 and Q16 will be determined by  
the phase relationship of the sync and the sawtooth  
waveform at Pin 4, which is derived from the horizontal  
flyback pulse. If there is no phase difference between the  
sync and sawtooth, equal currents will flow in the collectors of  
Q15 and Q16 each of half the sync pulse period. The current  
in Q15 is turned around by Q18 so that there is no net output  
current at Pin 5 for balanced conditions. When a phase offset  
occurs, current will flow either in or out of Pin 5. This pin is  
connected via an external low–pass filter to Pin 7, thus  
controlling the oscillator.  
predriver sections needed for a television horizontal APC loop.  
The oscillator is an RC type with one pin (Pin 7) used to  
control the timing. The basic operation can be explained  
easily. If it is assumed that Q7 is initially off, then the capacitor  
connected from Pin 7 to ground will be charged by an  
external resistor (R ) connected to Pin 6. As soon as the  
C
voltage at Pin 7 exceeds the potential set at the base of Q8  
by resistors R8 and R10, Q7 will turn on and Q6 will supply  
base current to Q5 and Q10. Transistor Q10 will set a new,  
lower potential at the base of Q8 determined by R8, R9 and  
R10. At the same time, transistor Q5 will discharge the  
capacitor through R4 until the base bias of Q7 falls below that  
of Q8, at which time Q7 will turn off and the cycle repeats.  
The sawtooth generated at the base of Q4 will appear  
across R3 and turn off Q3 whenever it exceeds the bias  
set on Pin 8. By adjusting the potential at Pin 8, the duty  
cycle (MSR) at the predriver output pin (Pin 1) can be  
changed to accommodate either tube or transistor horizontal  
output stages.  
Shunt regulation for the circuit is obtained with a zero  
temperature coefficient from the series combination of D1,  
D2 and Z1.  
APPLICATION INFORMATION  
–4  
For a given phase detector sensitivity (µ) = 1.60 x 10 A/rad  
Although it is an integrated circuit, the MC1391P has all  
the flexibility of a conventional discrete component horizontal  
APC loop. The internal temperature compensated voltage  
regulator allows a wide supply voltage variation to be  
tolerated, enabling operation from nonregulated power  
supplies. A minimum value for supply current into Pin 6 to  
maintain zener regulation is about 18 mA. Allowing 2.0 mA for  
the external dividers  
fc = µβ and β = 3.15 x R Hz/mA  
C
Increasing R will raise the dc loop gain and reduce the static  
C
phase error (S.P.E.) for a given frequency offset. Secondary  
effects are to increase the natural resonant frequency of the  
loop (ω ) and give a wider pull–in range from an out–of–lock  
n
condition. The loop will also tend to be underdamped with fast  
pull–in times, producing good airplane flutter performance.  
However, as the loop becomes more underdamped impulse  
noise can cause shock excitation of the loop. Unlimited  
increase in the dc loop gain will also raise the noise bandwidth  
excessively causing horizontal jitter with thermal noise. Once  
the dc loop gain has been selected for adequate SPE  
performance, the loop filter can be used to produce the balance  
between other desirable characteristics. Damping of the loop is  
V
–8.8  
nonreg(min)  
R
+ R =  
B
A
–3  
20 x 10  
Components R , R and C are used for ripple rejection. If  
A
B
A
the supply voltage ripple is expected to be less than 100 mV  
(for a 30 V supply) then R and R can be combined and  
A
B
C
omitted.  
A
The output pulse width can be varied from 6.0 µs to 48 µs  
achieved most directly by changing the resistor R with respect  
by changing the voltage at Pin 8 (see Figure 5). However,  
care should be taken to keep the lead lengths to Pin 8 as  
X
to R which modifies the ac/dc gain ration (m) of the loop.  
Y
Lowering this ratio will reduce the pull–in range and noise  
short as possible at Pin 1. The parallel impedance of R and  
D
bandwidth (fnn). (Note: very large values of R will limit the  
R
should be close to 1.0 kto ensure stable pulse widths.  
Y
E
control capability of the phase detector with a corresponding  
reduction in hold–in range.)  
For 15 mA drive at saturation  
V
–0.3  
nonreg  
–3  
15 x 10  
Static phasing can be adjusted simply by adding a small  
resistor between the flyback pulse integrating capacitor and  
ground. The sync coupling capacitor should not be too small  
or it can charge during the vertical pulse and this may result in  
picture bends at the top of the CRT.  
R
=
F
The oscillator free–running frequency is set by R and C  
C
B
connected to Pin 7. For values of R R  
discharge  
(R4 in  
C
Figure 6), a useful approximation for the free–running  
frequency is  
Note: In adjusting the loop parameters, the following  
equations may prove useful:  
1
f
O
=
2
1 x χ Tω  
R
X
RY  
0.6 R C  
C
C B  
χ =  
f
=
=
nn  
4
T
χ
Proper choice of R and C will give a wide range of  
C
B
oscillator frequencies – operation at 31.5 kHz for countdown  
ω
ω
C = 2 π fc  
C
w
n
circuits is possible for example. As long as the product R C  
C B  
10 many combinations of values of R and C will satisfy  
c
(1 + )T  
–4  
T = Ry CC  
C
B
2
Tω  
the free–running frequency requirement of 15.734 kHz.  
However, the sensitivity of the oscillator (β) to control–current  
from the phase detector is directly dependent on the  
χ
C
K =  
where: K = loop damping coeffecient  
4
magnitude of R , and this provides a convenient method of  
C
adjusting the dc loop gain (fc).  
4
MOTOROLA ANALOG IC DEVICE DATA  
MC1391  
OUTLINE DIMENSIONS  
P SUFFIX  
PLASTIC PACKAGE  
CASE 626–05  
ISSUE K  
8
5
NOTES:  
1. DIMENSION L TO CENTER OF LEAD WHEN  
FORMED PARALLEL.  
2. PACKAGE CONTOUR OPTIONAL (ROUND OR  
SQUARE CORNERS).  
–B–  
1
4
3. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
MILLIMETERS  
INCHES  
F
DIM  
A
B
C
D
F
MIN  
9.40  
6.10  
3.94  
0.38  
1.02  
MAX  
10.16  
6.60  
4.45  
0.51  
1.78  
MIN  
MAX  
0.400  
0.260  
0.175  
0.020  
0.070  
0.370  
0.240  
0.155  
0.015  
0.040  
–A–  
NOTE 2  
L
G
H
J
K
L
2.54 BSC  
0.100 BSC  
C
0.76  
0.20  
2.92  
1.27  
0.30  
3.43  
0.030  
0.008  
0.115  
0.050  
0.012  
0.135  
J
–T–  
SEATING  
PLANE  
7.62 BSC  
0.300 BSC  
N
M
N
–––  
0.76  
10  
1.01  
–––  
0.030  
10  
0.040  
M
D
K
G
H
M
M
M
0.13 (0.005)  
T
A
B
5
MOTOROLA ANALOG IC DEVICE DATA  
MC1391  
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding  
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and  
specificallydisclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola  
datasheetsand/orspecificationscananddovaryindifferentapplicationsandactualperformancemayvaryovertime. Alloperatingparameters,includingTypicals”  
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of  
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other  
applicationsintended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury  
ordeathmayoccur. ShouldBuyerpurchaseoruseMotorolaproductsforanysuchunintendedorunauthorizedapplication,BuyershallindemnifyandholdMotorola  
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees  
arisingoutof,directlyorindirectly,anyclaimofpersonalinjuryordeathassociatedwithsuchunintendedorunauthorizeduse,evenifsuchclaimallegesthatMotorola  
was negligent regarding the design or manufacture of the part. Motorola and  
Opportunity/Affirmative Action Employer.  
re registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal  
How to reach us:  
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;  
P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454  
JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center,  
3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315  
MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609  
INTERNET: http://Design–NET.com  
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298  
MC1391/D  

相关型号:

MC13XX

UNIVERSAL NARROWBAND FM RECEIVER INTEGRATED CIRCUIT
MOTOROLA

MC14000

Dual 3-Input NOR Gate Plus Inverter
MOTOROLA

MC14000AL

IC,LOGIC GATE,DUAL 3-INPUT NOR,CMOS,DIP,14PIN,CERAMIC
MOTOROLA

MC14000UBAL

暂无描述
MOTOROLA

MC14000UBALD

NOR Gate, 4000/14000/40000 Series, 2-Func, 3-Input, CMOS, CDIP14, 632-08
MOTOROLA

MC14000UBALDS

4000/14000/40000 SERIES, DUAL 3-INPUT NOR GATE, CDIP14, 632-08
MOTOROLA

MC14000UBBCBS

IC,LOGIC GATE,DUAL 3-INPUT NOR,CMOS,DIP,14PIN,CERAMIC
MOTOROLA

MC14000UBCL

Dual 3-Input NOR Gate Plus Inverter
MOTOROLA

MC14000UBCLD

4000/14000/40000 SERIES, DUAL 3-INPUT NOR GATE, CDIP14, 632-08
MOTOROLA

MC14000UBCLDS

NOR Gate, 4000/14000/40000 Series, 2-Func, 3-Input, CMOS, CDIP14, 632-08
MOTOROLA

MC14000UBCLS

Gate, CMOS, CDIP14
MOTOROLA

MC14000UBCP

Dual 3-Input NOR Gate Plus Inverter
MOTOROLA