MC74HC00AD [MOTOROLA]

Quad 2-Input NAND Gate; 四路2输入与非门
MC74HC00AD
型号: MC74HC00AD
厂家: MOTOROLA    MOTOROLA
描述:

Quad 2-Input NAND Gate
四路2输入与非门

栅极 触发器 逻辑集成电路 光电二极管
文件: 总7页 (文件大小:170K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
J SUFFIX  
CERAMIC PACKAGE  
CASE 632–08  
The MC54/74HC00A is identical in pinout to the LS00. The device  
inputs are compatible with Standard CMOS outputs; with pullup resistors,  
they are compatible with LSTTL outputs.  
14  
1
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 2 to 6V  
N SUFFIX  
PLASTIC PACKAGE  
CASE 646–06  
14  
Low Input Current: 1µA  
1
High Noise Immunity Characteristic of CMOS Devices  
In Compliance With the JEDEC Standard No. 7A Requirements  
Chip Complexity: 32 FETs or 8 Equivalent Gates  
D SUFFIX  
SOIC PACKAGE  
CASE 751A–03  
14  
1
LOGIC DIAGRAM  
DT SUFFIX  
TSSOP PACKAGE  
CASE 948G–01  
14  
1
1
A1  
3
Y1  
Y2  
Y3  
Y4  
2
B1  
ORDERING INFORMATION  
4
5
MC54HCXXAJ  
MC74HCXXAN  
MC74HCXXAD  
MC74HCXXADT  
Ceramic  
Plastic  
SOIC  
A2  
B2  
6
8
Y = AB  
TSSOP  
9
A3  
B3  
10  
FUNCTION TABLE  
12  
13  
A4  
B4  
11  
Inputs  
Output  
A
B
Y
PIN 14 = V  
CC  
L
L
L
H
L
H
H
H
L
PIN 7 = GND  
H
H
H
Pinout: 14–Lead Packages (Top View)  
V
B4  
13  
A4  
12  
Y4  
11  
B3  
10  
A3  
9
Y3  
8
CC  
14  
1
2
3
4
5
6
7
A1  
B1  
Y1  
A2  
B2  
Y2  
GND  
10/95  
Motorola, Inc. 1995  
REV 7  
MC54/74HC00A  
MAXIMUM RATINGS*  
Symbol  
Parameter  
Value  
Unit  
V
This device contains protection  
circuitry to guard against damage  
due to high static voltages or electric  
fields. However, precautions must  
be taken to avoid applications of any  
voltage higher than maximum rated  
voltages to this high–impedance cir-  
V
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
DC Output Voltage (Referenced to GND)  
DC Input Current, per Pin  
– 0.5 to + 7.0  
CC  
V
– 0.5 to V  
+ 0.5  
V
in  
CC  
V
out  
– 0.5 to V  
+ 0.5  
V
CC  
I
± 20  
mA  
mA  
mA  
mW  
in  
cuit. For proper operation, V and  
in  
I
I
DC Output Current, per Pin  
± 25  
± 50  
out  
V
should be constrained to the  
out  
range GND (V or V  
)
V
CC  
.
DC Supply Current, V  
CC  
and GND Pins  
in out  
CC  
Unused inputs must always be  
tied to an appropriate logic voltage  
P
D
Power Dissipation in Still Air, Plastic or Ceramic DIP†  
SOIC Package†  
750  
500  
450  
level (e.g., either GND or V ).  
CC  
TSSOP Package†  
Unused outputs must be left open.  
T
Storage Temperature  
– 65 to + 150  
C
C
stg  
T
Lead Temperature, 1 mm from Case for 10 Seconds  
Plastic DIP, SOIC or TSSOP Package  
Ceramic DIP  
L
260  
300  
* Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.  
†Derating — Plastic DIP: – 10 mW/ C from 65 to 125 C  
Ceramic DIP: – 10 mW/ C from 100 to 125 C  
SOIC Package: – 7 mW/ C from 65 to 125 C  
TSSOP Package: – 6.1 mW/ C from 65 to 125 C  
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
Parameter  
Min  
2.0  
0
Max  
Unit  
V
V
CC  
DC Supply Voltage (Referenced to GND)  
DC Input Voltage, Output Voltage (Referenced to GND)  
Operating Temperature, All Package Types  
6.0  
V , V  
in out  
V
CC  
V
T
A
– 55 + 125  
C
t , t  
r f  
Input Rise and Fall Time  
(Figure 1)  
V
CC  
V
CC  
V
CC  
= 2.0 V  
= 4.5 V  
= 6.0 V  
0
0
0
1000  
500  
400  
ns  
MOTOROLA  
2
MC54/74HC00A  
DC CHARACTERISTICS (Voltages Referenced to GND)  
Guaranteed Limit  
–55 to 25°C 85°C 125°C  
V
CC  
V
Symbol  
Parameter  
Condition  
Unit  
V
IH  
Minimum High–Level Input Voltage  
V
= 0.1V or V  
–0.1V  
2.0  
3.0  
4.5  
6.0  
1.50  
2.10  
3.15  
4.20  
1.50  
2.10  
3.15  
4.20  
1.50  
2.10  
3.15  
4.20  
V
out  
|I | 20µA  
CC  
out  
V
Maximum Low–Level Input Voltage  
V
= 0.1V or V  
– 0.1V  
2.0  
3.0  
4.5  
6.0  
0.50  
0.90  
1.35  
1.80  
0.50  
0.90  
1.35  
1.80  
0.50  
0.90  
1.35  
1.80  
V
V
IL  
out  
|I | 20µA  
CC  
out  
V
OH  
Minimum High–Level Output  
Voltage  
V
in  
= V or V  
2.0  
4.5  
6.0  
1.9  
4.4  
5.9  
1.9  
4.4  
5.9  
1.9  
4.4  
5.9  
IH  
IL  
IL  
IL  
IL  
|I | 20µA  
out  
V
=V or V  
IH  
|I | 2.4mA  
out  
3.0  
4.5  
6.0  
2.48  
3.98  
5.48  
2.34  
3.84  
5.34  
2.20  
3.70  
5.20  
in  
in  
|I | 4.0mA  
out  
|I | 5.2mA  
out  
V
OL  
Maximum Low–Level Output  
Voltage  
V
= V or V  
IH  
2.0  
4.5  
6.0  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
V
|I | 20µA  
out  
V
in  
= V or V  
IH  
|I | 2.4mA  
out  
3.0  
4.5  
6.0  
0.26  
0.26  
0.26  
0.33  
0.33  
0.33  
0.40  
0.40  
0.40  
|I | 4.0mA  
out  
|I | 5.2mA  
out  
I
Maximum Input Leakage Current  
V
V
= V  
= V  
or GND  
or GND  
6.0  
6.0  
±0.1  
±1.0  
±1.0  
µA  
µA  
in  
in  
CC  
I
Maximum Quiescent Supply  
Current (per Package)  
1.0  
10  
40  
CC  
in  
CC  
I
= 0µA  
out  
NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).  
AC CHARACTERISTICS (C = 50 pF, Input t = t = 6 ns)  
L
r
f
Guaranteed Limit  
V
CC  
V
Symbol  
Parameter  
–55 to 25°C  
85°C  
125°C  
Unit  
t
t
,
Maximum Propagation Delay, Input A or B to Output Y  
(Figures 1 and 2)  
2.0  
3.0  
4.5  
6.0  
75  
30  
15  
13  
95  
40  
19  
16  
110  
55  
22  
ns  
PLH  
PHL  
19  
t
t
,
Maximum Output Transition Time, Any Output  
(Figures 1 and 2)  
2.0  
3.0  
4.5  
6.0  
75  
27  
15  
13  
95  
32  
19  
16  
110  
36  
22  
ns  
TLH  
THL  
19  
C
Maximum Input Capacitance  
10  
10  
10  
pF  
in  
NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High–  
Speed CMOS Data Book (DL129/D).  
Typical @ 25°C, V  
= 5.0 V, V = 0 V  
EE  
CC  
C
Power Dissipation Capacitance (Per Buffer)*  
pF  
22  
PD  
2
* Used to determine the no–load dynamic power consumption: P = C  
D
Motorola High–Speed CMOS Data Book (DL129/D).  
V
f + I . For load considerations, see Chapter 2 of the  
V
PD CC  
CC CC  
3
MOTOROLA  
MC54/74HC00A  
t
t
r
f
V
CC  
90%  
50%  
10%  
INPUT  
A OR B  
GND  
t
t
PLH  
PHL  
90%  
50%  
10%  
OUTPUT Y  
t
t
THL  
TLH  
Figure 1. Switching Waveforms  
TEST  
POINT  
OUTPUT  
DEVICE  
UNDER  
TEST  
C *  
L
*Includes all probe and jig capacitance  
Figure 2. Test Circuit  
A
B
Y
Figure 3. Expanded Logic Diagram  
(1/4 of the Device)  
MOTOROLA  
4
MC54/74HC00A  
OUTLINE DIMENSIONS  
J SUFFIX  
CERAMIC DIP PACKAGE  
CASE 632–08  
ISSUE Y  
-A-  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
14  
1
8
7
Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.  
3. DIMENSION L TO CENTER OF LEAD WHEN  
FORMED PARALLEL.  
4. DIMESNION F MAY NARROW TO 0.76 (0.030)  
WHERE THE LEAD ENTERS THE CERAMIC  
BODY.  
-B-  
C
L
INCHES  
MILLIMETERS  
DIM  
A
B
C
D
MIN  
MAX  
MIN  
19.05  
6.23  
3.94  
0.39  
1.40  
MAX  
19.94  
7.11  
5.08  
0.50  
1.65  
0.750  
0.245  
0.155  
0.015  
0.055  
0.785  
0.280  
0.200  
0.020  
0.065  
-T-  
SEATING  
PLANE  
K
F
0.100 BSC  
2.54 BSC  
G
J
K
0.008  
0.125  
0.015  
0.170  
0.21  
3.18  
0.38  
4.31  
M
F
G
N
D 14 PL  
0.25 (0.010)  
J 14 PL  
0.300 BSC  
15  
0.040  
7.62 BSC  
15  
0.51 1.01  
L
M
N
0
°
°
0
°
°
M
M
S
S
B
T
A
0.25 (0.010)  
T
0.020  
N SUFFIX  
PLASTIC DIP PACKAGE  
CASE 646–06  
ISSUE L  
NOTES:  
1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE  
POSITION AT SEATING PLANE AT MAXIMUM  
MATERIAL CONDITION.  
2. DIMENSION L TO CENTER OF LEADS WHEN  
FORMED PARALLEL.  
3. DIMENSION B DOES NOT INCLUDE MOLD  
FLASH.  
4. ROUNDED CORNERS OPTIONAL.  
14  
1
8
B
7
INCHES  
MILLIMETERS  
A
F
DIM  
A
B
C
D
F
G
H
J
K
L
M
N
MIN  
MAX  
0.770  
0.260  
0.185  
0.021  
0.070  
MIN  
18.16  
6.10  
3.69  
0.38  
1.02  
MAX  
19.56  
6.60  
4.69  
0.53  
1.78  
0.715  
0.240  
0.145  
0.015  
0.040  
L
C
0.100 BSC  
2.54 BSC  
0.052  
0.008  
0.115  
0.095  
0.015  
0.135  
1.32  
0.20  
2.92  
2.41  
0.38  
3.43  
J
N
0.300 BSC  
7.62 BSC  
SEATING  
PLANE  
K
0
10  
0
10  
0.015  
0.039  
0.39  
1.01  
H
G
D
M
5
MOTOROLA  
MC54/74HC00A  
OUTLINE DIMENSIONS  
D SUFFIX  
PLASTIC SOIC PACKAGE  
CASE 751A–03  
ISSUE F  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
–A–  
2. CONTROLLING DIMENSION: MILLIMETER.  
3. DIMENSIONS A AND B DO NOT INCLUDE  
MOLD PROTRUSION.  
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)  
PER SIDE.  
5. DIMENSION D DOES NOT INCLUDE DAMBAR  
PROTRUSION. ALLOWABLE DAMBAR  
PROTRUSION SHALL BE 0.127 (0.005) TOTAL  
IN EXCESS OF THE D DIMENSION AT  
MAXIMUM MATERIAL CONDITION.  
14  
8
7
P 7 PL  
–B–  
M
M
0.25 (0.010)  
B
1
MILLIMETERS  
INCHES  
G
F
R X 45°  
DIM  
A
B
C
D
F
G
J
MIN  
8.55  
3.80  
1.35  
0.35  
0.40  
MAX  
8.75  
4.00  
1.75  
0.49  
1.25  
MIN  
MAX  
0.344  
0.157  
0.068  
0.019  
0.049  
C
0.337  
0.150  
0.054  
0.014  
0.016  
J
M
SEATING  
PLANE  
K
D 14 PL  
1.27 BSC  
0.050 BSC  
0.19  
0.10  
0.25  
0.25  
0.008  
0.004  
0.009  
0.009  
M
S
S
0.25 (0.010)  
T
B
A
K
M
P
R
0
5.80  
0.25  
°
7
6.20  
0.50  
°
0
°
7°  
0.244  
0.019  
0.228  
0.010  
DT SUFFIX  
PLASTIC TSSOP PACKAGE  
CASE 948G–01  
ISSUE O  
NOTES:  
14X K REF  
1. DIMENSIONING AND TOLERANCING PER ANSI  
M
S
S
Y14.5M, 1982.  
0.10 (0.004)  
T
U
V
2. CONTROLLING DIMENSION: MILLIMETER.  
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH,  
PROTRUSIONS OR GATE BURRS. MOLD FLASH  
OR GATE BURRS SHALL NOT EXCEED 0.15  
(0.006) PER SIDE.  
4. DIMENSION B DOES NOT INCLUDE INTERLEAD  
FLASH OR PROTRUSION. INTERLEAD FLASH OR  
PROTRUSION SHALL NOT EXCEED  
0.25 (0.010) PER SIDE.  
S
0.15 (0.006) T  
U
N
0.25 (0.010)  
14  
8
2X L/2  
M
B
–U–  
5. DIMENSION K DOES NOT INCLUDE DAMBAR  
PROTRUSION. ALLOWABLE DAMBAR  
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN  
EXCESS OF THE K DIMENSION AT MAXIMUM  
MATERIAL CONDITION.  
L
N
PIN 1  
IDENT.  
F
7
1
6. TERMINAL NUMBERS ARE SHOWN FOR  
REFERENCE ONLY.  
DETAIL E  
7. DIMENSION A AND B ARE TO BE DETERMINED  
AT DATUM PLANE –W–.  
S
K
0.15 (0.006) T  
U
A
MILLIMETERS  
INCHES  
K1  
DIM  
A
B
C
D
F
G
H
J
J1  
K
MIN  
4.90  
4.30  
–––  
0.05  
0.50  
MAX  
5.10  
4.50  
1.20  
0.15  
0.75  
MIN  
MAX  
0.200  
0.177  
0.047  
0.006  
0.030  
–V–  
0.193  
0.169  
–––  
0.002  
0.020  
J J1  
SECTION N–N  
0.65 BSC  
0.026 BSC  
0.50  
0.09  
0.09  
0.19  
0.19  
0.60  
0.20  
0.16  
0.30  
0.25  
0.020  
0.004  
0.004  
0.007  
0.007  
0.024  
0.008  
0.006  
0.012  
0.010  
–W–  
C
K1  
L
6.40 BSC  
0.252 BSC  
0.10 (0.004)  
M
0
8
0
8
SEATING  
PLANE  
–T–  
H
G
DETAIL E  
D
MOTOROLA  
6
MC54/74HC00A  
Motorolareserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representationorguaranteeregarding  
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit,  
andspecifically disclaims any and all liability, includingwithoutlimitationconsequentialorincidentaldamages. “Typical” parameters can and do vary in different  
applications. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does  
not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in  
systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of  
the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such  
unintendedor unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless  
against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death  
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.  
Motorola and  
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.  
How to reach us:  
USA/EUROPE: Motorola Literature Distribution;  
JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki,  
P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447  
6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315  
MFAX: RMFAX0@email.sps.mot.com –TOUCHTONE (602) 244–6609  
INTERNET: http://Design–NET.com  
HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298  
CODELINE  
MC54/74HC00A/D  

相关型号:

MC74HC00ADD

暂无描述
MOTOROLA

MC74HC00ADDR2

HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDSO14, SOIC-14
MOTOROLA

MC74HC00ADG

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADR2

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADR2G

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADT

Quad 2-Input NAND Gate
MOTOROLA

MC74HC00ADT

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADTR2

Quad 2-Input NAND Gate
ONSEMI

MC74HC00ADTR2

NAND Gate, HC/UH Series, 4-Func, 2-Input, CMOS, PDSO14, LEAD FREE, TSSOP-14
ROCHESTER

MC74HC00ADTR2G

Quad 2−Input NAND Gate High−Performance Silicon−Gate CMOS
ONSEMI

MC74HC00AF

Quad 2−Input NAND Gate High−Performance Silicon−Gate CMOS
ONSEMI

MC74HC00AFEL

Quad 2−Input NAND Gate High−Performance Silicon−Gate CMOS
ONSEMI