MPQ20051 [MPS]
Low Noise, High PSRR, 1A Linear Regulator AEC-Q100 Qualified;
| 型号： | MPQ20051 |
| 厂家： | 
MONOLITHIC POWER SYSTEMS |
| 描述： | Low Noise, High PSRR, 1A Linear Regulator AEC-Q100 Qualified |
| 文件： | 总13页 (文件大小：463K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MPQ20051
Low Noise, High PSRR, 1A
Linear Regulator
AEC-Q100 Qualified
The Future of Analog IC Technology
DESCRIPTION
FEATURES
Guaranteed Industrial/Automotive Temp
Range Limits
The MPQ20051 is a low-dropout linear regulator
that supplies up to 1A current with a 140mV
dropout voltage. The externally-adjustable output
voltage has a range of 0.8V to 5V from an input
voltage of 2.5V to 5.5V.
Up to 1A Output Current
Low 140mV Dropout at 1A
Low 130μA Ground Current
Output Voltage Available from 0.8V to 5V
Low Noise: 13μVRMS typical (10Hz to 100kHz)
63dB PSRR @1kHz
An internal PMOS pass element allows for a low
130μA ground current, making the MPQ20051
suitable for battery-powered devices. Other
features include low-power shutdown, and short-
circuit and thermal protection.
Stable with Ceramic Capacitor
Excellent Load/Line Transient Response
Current Limiting and Thermal Protection
Available in 3mm x 3mm 8-pin QFN Package
Available in AEC-Q100 Qualified Grade 1
The MPQ20051 is available in 3mm x 3mm 8-pin
QFN package.
APPLICATIONS
Automotive/Industrial Power System
Notebook Computers
Cordless Telephones
Cellular Phones
Wireless Communication Equipments
All MPS parts are lead-free and adhere to the RoHS directive. For MPS green
status, please visit MPS website under Quality Assurance. “MPS” and “The
Future of Analog IC Technology” are Registered Trademarks of Monolithic
Power Systems, Inc.
TYPICAL APPLICATION
VIN
VIN
VOUT
R1
R2
MPQ20051
C
2. 2 F
IN
COUT
4.7 F
FB
VEN
EN
GND
R1
OUT
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
1
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
ORDERING INFORMATION
Part Number
Package
Top Marking
MPQ20051DQ-AEC1*
QFN-8(3mmx3mm)
See Below
MPQ20051DQ**
QFN-8(3mmx3mm)
* For Tape & Reel, add suffix -Z (e.g. MPQ20051DQ-AEC1-Z)
For RoHS compliant packaging, add suffix –LF (e.g. MPQ20051DQ-AEC1-LF-Z).
** For Tape & Reel, add suffix -Z (e.g. MPQ20051DQ-Z)
For RoHS compliant packaging, add suffix –LF (e.g. MPQ20051DQ-LF-Z).
TOP MARKING
ABR: product code
Y: year code
LLL: lot number
PACKAGE REFERENCE
TOP VIEW
1
2
3
4
8
7
6
5
OUT
OUT
FB
IN
IN
NC
EN
GND
EXPOSED PAD
ON BACKSIDE
CONNECT TO GND
QFN8 (3 x 3mm)
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
2
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
Thermal Resistance (5)
QFN-8 (3mmx3mm)................50 ...... 12...°C/W
θJA
θJC
ABSOLUTE MAXIMUM RATINGS (1)
VIN, EN, FB to GND .......................-0.3V to +6V
OUT to GND ...................... -0.5V to (VIN + 0.5V)
Notes:
(2)
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-to-
ambient thermal resistance θJA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/θJA. Exceeding the maximum allowable power
dissipation will cause excessive die temperature, and the
regulator will go into thermal shutdown. Internal thermal
shutdown circuitry protects the device from permanent
damage.
Continuous Power Dissipation ......(TA=25°C)
QFN8 (3x3mm)................................................2.0W
Junction Temperature...............................150C
Storage Temperature Range..... -65°C to 150°C
Lead Temperature (Soldering, 10sec)...........260°C
ESD SUSCEPTIBILITY(3)
HBM (Human Body Mode).......................... 2kV
MM (Machine Mode) ................................. 200V
3) Devices
are
ESD
sensitive.
Handling
precaution
recommended.
Recommended Operating Conditions (4)
Supply Input Voltage.......................2.5V to 5.5V
Enable Input Voltage .........................0V to 5.5V
Operating Junction Temp. (TJ). -40°C to +125°C
4) The device is not guaranteed to function outside of its
operating conditions.
5) Measured on JESD51-7, 4-layer PCB.
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
3
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
ELECTRICAL CHARACTERISTICS
VIN=VOUT+0.5V or VIN=2.5V, EN=VIN, TJ=-40ºC to +125ºC Typical values are at TJ=25°C, unless
otherwise specified
Parameter
Input Voltage
Condition
Min
2.5
Typ
Max
5.5
Units
V
Input Under Voltage Lockout
Hysteresis of UVLO
VIN rising
1.95
2.3
V
mV
160
0.8
TJ=25°C
0.784
0.776
0.816
0.824
FB Voltage
VOUT=0.8V, IOUT=1mA
V
-40 ≤TJ
≤125°C
0.8
IOUT=1mA, TJ=25°C
IOUT=1mA, -40≤TJ≤125°C
-2
-3
2
3
Output Voltage Accuracy
%
Maximum Output Current
Short-Circuit Current Limit
Continuous, VIN≥2.5V, VOUT=2.5V
1
A
A
VOUT=0, VIN≥2.5V
1.2
1.6
2.2
2.3
3.0
VOUT=2.5V, VOUT within 4% of normal
In-Regulation Current Limit
Ground Current
1.4
A
output voltage VIN=5.5V
IOUT=0.1mA, VOUT=2.5V
IOUT=1A, VOUT=2.5V
130
400
140
105
70
200
700
280
210
140
μA
IOUT=1A, VOUT=2.5V
Dropout Voltage(6)
IOUT=750mA, VOUT=2.5V
IOUT=500mA, VOUT=2.5V
VOUT=2.5V, VIN from VOUT+0.5V to
5.5V, IOUT=100mA,
mV
Line Regulation(7)
Load Regulation (8)
-0.15
-0.5
0.15
0.5
%/V
%
IOUT from 100mA to 1A, VOUT=2.5V
V
OUT=1.1V
13
35
55
65
63
63
33
0.1
I
OUT=100mA, f ranges
Output Voltage Noise (9)
μVRMS
VOUT=3.3V
VOUT=5V
f=100Hz
f=1kHz
f=10kHz
f=1MHz
TJ=25°C
-40 ≤TJ
≤125°C
from 10Hz to 100kHz
VIN = 2.5V, VOUT = 1.1V,
IOUT = 1A
PSRR (9)
dB
0.3
30
Shutdown Supply Current
VIN=+5.5V
μA
EN Pin Current , Enabled
Feedback Pin Current
VIN=VEN=+5.5V
VIN=+5.5V, VFB=6V
0.1
0.1
0.3
0.3
μA
μA
V
V
OUT(NOM)=2.5V, COUT=4.7μF,
OUT=10% to 90%VOUT(NOM)
Startup Time
45
100
μs
EN Logic High
EN Logic Low
1.5
EN PIN Threshold
Thermal Shutdown Temperature (9) Typical thermal hysteresis =20°C
V
0.4
150
°C
Notes:
6) Dropout Voltage is defined as the input to output differential when the output voltage drops 100mV below its nominal value.
VOUT V
VOUT V
IN(MIN)
IN(MAX)
7) Line Regulation=
(% / V)
VOUT(NOM)
V
V
IN(MIN)
IN MAX
V
V
OUT IOUT(MIN)
OUT IOUT(MAX)
8) Load Regulation=
(%)
VOUT NOM
9) Design guarantee, not production test.
MPQ20051 Rev.1.01
www.MonolithicPower.com
4
10/10/2017
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
TYPICAL PERFORMANCE CHARACTERISTICS
VIN = 2.5V, VOUT = 1.1V, CIN=2.2µF, COUT=4.7µF, TA = 25°C, unless otherwise noted.
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
5
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VIN = 2.5V, VOUT = 1.1V, CIN=2.2µF, COUT=4.7µF, TA = 25°C, unless otherwise noted.
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
6
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VIN = 2.5V, VOUT = 1.1V, CIN=2.2µF, COUT=4.7µF, TA = 25°C, unless otherwise noted.
V
V
V
OUT
OUT
OUT
500mV/div.
500mV/div.
500mV/div.
V
V
V
IN
IN
EN
1V/div.
1V/div.
1V/div.
I
I
I
OUT
OUT
OUT
1A/div.
1A/div.
1A/div.
V
OUT
10mV/div.
V
V
OUT
OUT
500mV/div.
1V/div.
V
IN
2V/div.
V
V
EN
IN
1V/div.
2V/div.
I
IN
I
OUT
2A/div.
1A/div.
I
OUT
1A/div.
V
V
V
OUT
OUT
IN
500mV/div.
10mV/div.
2V/div.
V
OUT
1V/div.
V
IN
1V/div.
I
I
OUT
IN
500mA/div.
2A/div.
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
7
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
PIN FUNCTIONS
Pin #
Name
Pin Function
Regulator output. Bypass with a standard 4.7μF ceramic capacitor to GND. Connect all
the pins together externally.
1, 2
VOUT
Feedback Input. Connect FB to the center point of the external resistor divider. The
feedback threshold voltage is 0.8V.
3
4
FB
GND
Ground. Connect exposed pad to GND plane for optimal thermal performance.
Exposed pad
Regulator Enable Control Input. Drive EN above 1.5V to turn on the MPQ20051. Drive
EN below 0.4V to turn it off. Do not float the EN pin.
5
6
EN
NC
No Connection. Leave this NC pin open.
Regulator Input. Supply voltage ranges from 2.5V to 5.5V. Bypass with 2.2μF capacitor.
These pins must be externally connected for proper operation even if they are internally
connected.
7, 8
VIN
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
8
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
FUNCTIONAL BLOCK DIAGRAM
VIN
UVLO
Vreference
EA
VOUT
FB
EN
GND
Figure 1—Functional Block Diagram
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
9
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
OPERATION
The MPQ20051 is a low-dropout linear regulator
that can supply up to 1A current, which makes it
suitable for very low voltage, low quiescent, low
noise, and high PSRR applications such as
wireless LAN transceivers, notebook computers,
smartphones, and other low-power electronics.
Current Limit
The MPQ20051 includes a current limit structure
that monitors and controls the PMOS gate
voltage to limit the guaranteed maximum output
current to 1.6A.
Thermal Protection
The MPQ20051 uses an internal PMOS as the
pass element and includes both thermal
shutdown and an internal current-limiting circuit.
Thermal protection turns off the PMOS when the
junction temperature exceeds 150°C, allowing
the IC to cool. When the IC’s junction
temperature drops by 20°C, the PMOS will turn
on again. Thermal protection limits total power
dissipation in the MPQ20051. For reliable
operation, limit the junction temperature to a
maximum of 125°C.
Dropout Voltage
Dropout voltage is the minimum input to output
differential voltage required for the regulator to
maintain an output voltage within 100mV of its
nominal value. Because the PMOS pass element
behaves as a low-value resistor, the dropout
voltage of MPQ20051 is only 140mV.
Load-Transient Considerations
The output response of the load-transient
consists of a transient response and DC shift—
the MPQ20051’s excellent load regulation
effectively limits the DC shift. The output voltage
transient depends on the output capacitor’s value
and ESR. Increasing the capacitance and
decreasing the ESR will improve the transient
response.
Shutdown
The MPQ20051 can be switched ON or OFF by a
logic input at the EN pin: Logic high turns the
regulator on and logic low turns it off. Tie the EN
pin to VIN if the application does not require the
shutdown feature. Do not float the EN pin.
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
10
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
APPLICATION INFORMATION
Setting the Output Voltage
output capacitors will improve load transient
response and reduce noise at the cost of
increased size.
The MPQ20051 has an externally-set output
voltage with a range of 0.8V to 5V given a 2.5V
to 5.5V input. Set the output voltage using a
resistive voltage divider from the output voltage
to the FB pin. The result of the voltage divider at
the FB pin is:
PCB Layout Guide
PCB layout is very important to achieve good
regulation, ripple rejection, transient response
and thermal performance. It is highly
recommended to duplicate EVB layout for
optimum performance. If change is necessary,
please follow these guidelines and take Figure 2
for reference.
R2
VFB VOUT
R1 R2
Where VFB is the feedback threshold voltage (VFB
= 0.8V), and VOUT is the output voltage. Thus the
output voltage is:
1) Input and output bypass ceramic capacitors
are suggested to be put close to the IN Pin and
OUT Pin respectively.
R1 R2
VOUT 0.8
R2
2) Ensure all feedback connections are short and
direct. Place the feedback resistors and
compensation components as close to the chip
as possible.
R2 can go as high as 100kΩ, but typical
applications use 10kΩ. After selecting R2, R1 is
determined by:
VOUT VFB
3) Connect IN, OUT and especially GND
respectively to a large copper area to cool the
chip to improve thermal performance and long-
term reliability.
R1 R2
VFB
For example, for a 1.1V output voltage, R2 is
10kΩ, and R1 is 3.75kΩ. You can select a
standard 3.75kΩ (±1%) resistor for R1.
Power Dissipation
The power dissipation for any package depends
on the thermal resistance of the case and circuit
board, the temperature differential between the
junction and ambient air, and the rate of air flow.
The power dissipation across the device can be
represented by the equation:
IN
OUT
GND
P
V
IN VOUT IOUT
The allowable power dissipation can be
calculated using the following equation:
Top Layer
P
TJunction TAmbient / JA
(MAX)
Where (TJunction − TAmbient) is the temperature
differential between the junction and the
surrounding environment, θJA is the thermal
resistance from the junction to the ambient
environment. Connecting the exposed GND pad
to a large ground pad or plane helps to channel
away heat.
Bottom Layer
Output Capacitor Selection
Figure 2: PCB Layout
The MPQ20051 is specifically designed to work
with a standard ceramic output capacitor to save
space and improve performance. Use a 4.7µF
ceramic capacitor for most applications. Larger
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
11
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
Design Example
waveforms have been shown in the Typical
Performance Characteristics section. For more
device applications, please refer to the related
Evaluation Board Datasheets
The detailed application schematic is shown in
Figure 3. The typical performance and circuit
TYPICAL APPLICATION CIRCUITS
Figure 3: 1.2V Output Typical Application Schematic
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
12
MPQ20051 – LOW NOISE HIGH PSRR 1A LINEAR REGULATOR, AEC-Q100 QUALIFIED
PACKAGE INFORMATION
QFN-8 (3mm×3mm)
2.90
3.10
0.30
0.50
1.45
1.75
PIN 1 ID
SEE DETAIL A
PIN 1 ID
MARKING
0.20
0.30
8
1
4
2.25
2.55
2.90
3.10
0.65
BSC
PIN 1 ID
INDEX AREA
5
TOP VIEW
BOTTOM VIEW
PIN 1 ID OPTION A
0.30x45º TYP.
PIN 1 ID OPTION B
R0.20 TYP.
0.80
1.00
0.20 REF
0.00
0.05
SIDE VIEW
DETAIL A
NOTE:
2.90
1.70
1) ALL DIMENSIONS ARE IN MILLIMETERS.
0.70
0.25
2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
4) JEDEC REFERENCE IS MO-229, VARIATION VEEC-2.
5) DRAWING IS NOT TO SCALE.
0.65
2.50
RECOMMENDED LAND PATTERN
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.
MPQ20051 Rev.1.01
10/10/2017
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
13
相关型号：
©2020 ICPDF网 联系我们和版权申明