MX29LV640BTXEC-90G [Macronix]
Flash, 4MX16, 90ns, PBGA63, 11 X 12 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, MO-210, CSP-63;
| 型号： | MX29LV640BTXEC-90G |
| 厂家： | 
MACRONIX INTERNATIONAL |
| 描述： | Flash, 4MX16, 90ns, PBGA63, 11 X 12 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, MO-210, CSP-63 内存集成电路 闪存 |
| 文件： | 总61页 (文件大小：966K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MX29LV640B T/B
64M-BIT [8M x 8/4M x 16] SINGLE VOLTAGE 3V
ONLY FLASH MEMORY
FEATURES
GENERAL FEATURES
• 8,388,608 x 8 / 4,194,304 x 16 switchable
• Sector Structure
- 8KB(4KW) x 8 and 64KB(32KW) x 127
• Extra 128-word sector for security
- Features factory locked and identifiable, and customer lockable
• Sector Groups Protection / Chip Unprotect
- Provides sector group protect function to prevent program or erase operation in the protected sector group
- Provides chip unprotect function to allow code changing
- Provides temporary sector group unprotect function for code changing in previously protected sector groups
• Single Power Supply Operation
- 2.7 to 3.6 volt for read, erase, and program operations
• Latch-up protected to 250mA from -1V to Vcc + 1V
• Low Vcc write inhibit : Vcc <= 1.5V
• Compatible with JEDEC standard
- Pinout and software compatible to single power supply Flash
PERFORMANCE
• High Performance
- Fast access time: 90/120ns
- Fast program time:11us/word (typical)
- Fast erase time: 0.9s/sector, 45s/chip (typical)
• Low Power Consumption
- Low active read current: 9mA (typical) at 5MHz
- Low standby current: 0.2uA (typical)
• Minimum 100,000 erase/program cycle
• 10 years data retention
SOFTWARE FEATURES
• Erase Suspend/ Erase Resume
- Suspends sector erase operation to read data from or program data to another sector which is not being erased
• Status Reply
- Data# Polling &Toggle bits provide detection of program and erase operation completion
• Support Common Flash Interface (CFI)
HARDWARE FEATURES
• Ready/Busy# (RY/BY#) Output
- Provides a hardware method of detecting program and erase operation completion
• Hardware Reset (RESET#) Input
- Provides a hardware method to reset the internal state machine to read mode
• WP#/ACC input pin
- Provides accelerated program capability
PACKAGE
• 48-PinTSOP
• 63-Ball CSP
• All Pb-free devices are RoHS Compliant
• All non RoHS Compliant devices are not recommeded for new design in
P/N:PM1076
REV. 1.8, FEB. 26, 2008
1
MX29LV640B T/B
PIN CONFIGURATION
48 TSOP
A15
1
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
A16
A14
2
BYTE#
GND
Q15/A-1
Q7
A13
3
A12
4
A11
5
A10
6
Q14
Q6
A9
7
A8
8
Q13
Q5
A19
9
A20
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Q12
Q4
WE#
RESET#
A21
V
CC
MX29LV640B T/B
Q11
Q3
WP#/ACC
RY/BY#
A18
Q10
Q2
A17
Q9
A7
Q1
A6
Q8
A5
Q0
A4
OE#
GND
CE#
A0
A3
A2
A1
63 Ball CSP (TopView, Ball Down)
12.0 mm
8
7
6
5
4
3
2
1
NC
NC
NC*
NC
NC
NC*
NC*
Q15/
A-1
A13
A12
A8
A14
A10
A15
A11
A16
Q7
BYTE#
GND
Q6
NC*
A9
Q14
Q12
Q13
RES-
ET#
WE#
A21
A18
A6
A19
A20
A5
Q5
Q2
Q0
A0
VCC
Q11
Q9
Q4
Q3
11.0 mm
RY/
BY#
WP#/
ACC
Q10
Q8
A7
A3
A17
A4
Q1
NC*
NC*
A2
A1
CE#
OE#
GND
NC*
NC*
NC*
B
NC*
M
NC*
L
A
C
D
E
F
G
H
J
K
* Ball are shorted together via the substrate but not connected to the die.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
2
MX29LV640B T/B
PIN DESCRIPTION
SYMBOL PIN NAME
LOGIC SYMBOL
22
16 or 8
A0~A21
Q0~Q14
Q15/A-1
CE#
Address Input
A0-A21
Q0-Q15
(A-1)
Data Inputs/Outputs
Q15(Word Mode)/LSB addr(Byte Mode)
Chip Enable Input
WE#
Write Enable Input
OE#
Output Enable Input
CE#
OE#
WE#
RESET#
Hardware Reset Pin, Active Low
WP#/ACC HardwareWrite Protect/Programming
Acceleration Input
RY/BY#
RY/BY#
BYTE#
VCC
Read/Busy Output
RESET#
Selects 8 bit or 16 bit mode
+3.0V single power supply
Device Ground
WP#/ACC
BYTE#
GND
NC
Pin Not Connected Internally
P/N:PM1076
REV. 1.8, FEB. 26, 2008
3
MX29LV640B T/B
BLOCK DIAGRAM
CE#
OE#
WRITE
CONTROL
INPUT
PROGRAM/ERASE
STATE
MACHINE
(WSM)
WE#
RESET#
BYTE#
WP#/ACC
HIGH VOLTAGE
LOGIC
STATE
FLASH
ARRAY
ADDRESS
LATCH
REGISTER
ARRAY
A0-AM
AND
SOURCE
HV
BUFFER
Y-PASS GATE
COMMAND
DATA
DECODER
PGM
SENSE
DATA
HV
AMPLIFIER
COMMAND
DATA LATCH
PROGRAM
DATA LATCH
Q0-Q15/A-1
I/O BUFFER
AM: MSB address
P/N:PM1076
REV. 1.8, FEB. 26, 2008
4
MX29LV640B T/B
Table 1. BLOCK STRUCTURE
MX29LV640BT SECTOR GROUP ARCHITECTURE
Sector Sector Sector Address
Sector Size
(Kbytes/Kwords)
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
(x8)
(x16)
Group
1
A21-A12
Address Range
Address Range
SA0
0000000xxx
0000001xxx
0000010xxx
0000011xxx
0000100xxx
0000101xxx
0000110xxx
0000111xxx
0001000xxx
0001001xxx
0001010xxx
0001011xxx
0001100xxx
0001101xxx
0001110xxx
0001111xxx
0010000xxx
0010001xxx
0010010xxx
0010011xxx
0010100xxx
0010101xxx
0010110xxx
0010111xxx
0011000xxx
0011001xxx
0011010xxx
0011011xxx
0011100xxx
0011101xxx
0011110xxx
0011111xxx
0100000xxx
0100001xxx
0100010xxx
0100011xxx
0100100xxx
0100101xxx
0100110xxx
0100111xxx
000000h-00FFFFh
010000h-01FFFFh
020000h-02FFFFh
030000h-03FFFFh
040000h-04FFFFh
050000h-05FFFFh
060000h-06FFFFh
070000h-07FFFFh
080000h-08FFFFh
090000h-09FFFFh
0A0000h-0AFFFFh
0B0000h-0BFFFFh
0C0000h-0CFFFFh
0D0000h-0DFFFFh
0E0000h-0EFFFFh
0F0000h-0FFFFFh
100000h-10FFFFh
110000h-11FFFFh
120000h-12FFFFh
130000h-13FFFFh
140000h-14FFFFh
150000h-15FFFFh
160000h-16FFFFh
170000h-17FFFFh
180000h-18FFFFh
190000h-19FFFFh
1A0000h-1AFFFFh
1B0000h-1BFFFFh
1C0000h-1CFFFFh
1D0000h-1DFFFFh
1E0000h-1EFFFFh
1F0000h-1FFFFFh
200000h-20FFFFh
210000h-21FFFFh
220000h-22FFFFh
230000h-23FFFFh
240000h-24FFFFh
250000h-25FFFFh
260000h-26FFFFh
270000h-27FFFFh
000000h-07FFFh
008000h-0FFFFh
010000h-17FFFh
018000h-01FFFFh
020000h-027FFFh
028000h-02FFFFh
030000h-037FFFh
038000h-03FFFFh
040000h-047FFFh
048000h-04FFFFh
050000h-057FFFh
058000h-05FFFFh
060000h-067FFFh
068000h-06FFFFh
070000h-077FFFh
078000h-07FFFFh
080000h-087FFFh
088000h-08FFFFh
090000h-097FFFh
098000h-09FFFFh
0A0000h-0A7FFFh
0A8000h-0AFFFFh
0B0000h-0B7FFFh
0B8000h-0BFFFFh
0C0000h-0C7FFFh
0C8000h-0CFFFFh
0D0000h-0D7FFFh
0D8000h-0DFFFFh
0E0000h-0E7FFFh
0E8000h-0EFFFFh
0F0000h-0F7FFFh
0F8000h-0FFFFFh
100000h-107FFFh
108000h-10FFFFh
110000h-117FFFh
118000h-11FFFFh
120000h-127FFFh
128000h-12FFFFh
130000h-137FFFh
138000h-13FFFFh
1
SA1
1
SA2
1
SA3
2
SA4
2
SA5
2
SA6
2
SA7
3
SA8
3
SA9
3
SA10
SA11
SA12
SA13
SA14
SA15
SA16
SA17
SA18
SA19
SA20
SA21
SA22
SA23
SA24
SA25
SA26
SA27
SA28
SA29
SA30
SA31
SA32
SA33
SA34
SA35
SA36
SA37
SA38
SA39
3
4
4
4
4
5
5
5
5
6
6
6
6
7
7
7
7
8
8
8
8
9
9
9
9
10
10
10
10
P/N:PM1076
REV. 1.8, FEB. 26, 2008
5
MX29LV640B T/B
Sector Sector Sector Address
Sector Size
(Kbytes/Kwords)
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
(x8)
(x16)
Group
11
11
11
11
12
12
12
12
13
13
13
13
14
14
14
14
15
15
15
15
16
16
16
16
17
17
17
17
18
18
18
18
19
19
19
19
20
20
20
20
A21-A12
Address Range
Address Range
SA40
SA41
SA42
SA43
SA44
SA45
SA46
SA47
SA48
SA49
SA50
SA51
SA52
SA53
SA54
SA55
SA56
SA57
SA58
SA59
SA60
SA61
SA62
SA63
SA64
SA65
SA66
SA67
SA68
SA69
SA70
SA71
SA72
SA73
SA74
SA75
SA76
SA77
SA78
SA79
0101000xxx
0101001xxx
0101010xxx
0101011xxx
0101100xxx
0101101xxx
0101110xxx
0101111xxx
0110000xxx
0110001xxx
0110010xxx
0110011xxx
0110100xxx
0110101xxx
0110110xxx
0110111xxx
0111000xxx
0111001xxx
0111010xxx
0111011xxx
0111100xxx
0111101xxx
0111110xxx
0111111xxx
1000000xxx
1000001xxx
1000010xxx
1000011xxx
1000100xxx
1000101xxx
1000110xxx
1000111xxx
1001000xxx
1001001xxx
1001010xxx
1001011xxx
1001100xxx
1001101xxx
1001110xxx
1001111xxx
280000h-28FFFFh
290000h-29FFFFh
2A0000h-2AFFFFh
2B0000h-2BFFFFh
2C0000h-2CFFFFh
2D0000h-2DFFFFh
2E0000h-2EFFFFh
2F0000h-2FFFFFh
300000h-30FFFFh
310000h-31FFFFh
320000h-32FFFFh
330000h-33FFFFh
340000h-34FFFFh
350000h-35FFFFh
360000h-36FFFFh
370000h-37FFFFh
380000h-38FFFFh
390000h-39FFFFh
3A0000h-3AFFFFh
3B0000h-3BFFFFh
3C0000h-3CFFFFh
3D0000h-3DFFFFh
3E0000h-3EFFFFh
3F0000h-3FFFFFh
400000h-40FFFFh
410000h-41FFFFh
420000h-42FFFFh
430000h-43FFFFh
440000h-44FFFFh
450000h-45FFFFh
460000h-46FFFFh
470000h-47FFFFh
480000h-48FFFFh
490000h-49FFFFh
4A0000h-4AFFFFh
4B0000h-4BFFFFh
4C0000h-4CFFFFh
4D0000h-4DFFFFh
4E0000h-4EFFFFh
4F0000h-4FFFFFh
140000h-147FFFh
148000h-14FFFFh
150000h-157FFFh
158000h-15FFFFh
160000h-147FFFh
168000h-14FFFFh
170000h-177FFFh
178000h-17FFFFh
180000h-187FFFh
188000h-18FFFFh
190000h-197FFFh
198000h-19FFFFh
1A0000h-1A7FFFh
1A8000h-1AFFFFh
1B0000h-1B7FFFh
1B8000h-1BFFFFh
1C0000h-1C7FFFh
1C8000h-1CFFFFh
1D0000h-1D7FFFh
1D8000h-1DFFFFh
1E0000h-1E7FFFh
1E8000h-1EFFFFh
1F0000h-1F7FFFh
1F8000h-1FFFFFh
200000h-207FFFh
208000h-20FFFFh
210000h-217FFFh
218000h-21FFFFh
220000h-227FFFh
228000h-22FFFFh
230000h-237FFFh
238000h-23FFFFh
240000h-247FFFh
248000h-24FFFFh
250000h-257FFFh
258000h-25FFFFh
260000h-247FFFh
268000h-24FFFFh
270000h-277FFFh
278000h-27FFFFh
P/N:PM1076
REV. 1.8, FEB. 26, 2008
6
MX29LV640B T/B
Sector Sector Sector Address
Sector Size
(Kbytes/Kwords)
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
(x8)
(x16)
Group
21
21
21
21
22
22
22
22
23
23
23
23
24
24
24
24
25
25
25
25
26
26
26
26
27
27
27
27
28
28
28
28
29
29
29
29
30
30
30
30
A21-A12
Address Range
Address Range
SA80
SA81
SA82
SA83
SA84
SA85
SA86
SA87
SA88
SA89
SA90
SA91
SA92
SA93
SA94
SA95
SA96
SA97
SA98
SA99
1010000xxx
1010001xxx
1010010xxx
1010011xxx
1010100xxx
1010101xxx
1010110xxx
1010111xxx
1011000xxx
1011001xxx
1011010xxx
1011011xxx
1011100xxx
1011101xxx
1011110xxx
1011111xxx
1100000xxx
1100001xxx
1100010xxx
1100011xxx
500000h-50FFFFh
510000h-51FFFFh
520000h-52FFFFh
530000h-53FFFFh
540000h-54FFFFh
550000h-55FFFFh
560000h-56FFFFh
570000h-57FFFFh
580000h-58FFFFh
590000h-59FFFFh
5A0000h-5AFFFFh
5B0000h-5BFFFFh
5C0000h-5CFFFFh
5D0000h-5DFFFFh
5E0000h-5EFFFFh
5F0000h-5FFFFFh
600000h-60FFFFh
610000h-61FFFFh
620000h-62FFFFh
630000h-63FFFFh
640000h-64FFFFh
650000h-65FFFFh
660000h-66FFFFh
670000h-67FFFFh
680000h-68FFFFh
690000h-69FFFFh
6A0000h-6AFFFFh
6B0000h-6BFFFFh
6C0000h-6CFFFFh
6D0000h-6DFFFFh
6E0000h-6EFFFFh
6F0000h-6FFFFFh
700000h-70FFFFh
710000h-71FFFFh
720000h-72FFFFh
730000h-73FFFFh
740000h-74FFFFh
750000h-75FFFFh
760000h-76FFFFh
770000h-77FFFFh
280000h-287FFFh
288000h-28FFFFh
290000h-297FFFh
298000h-29FFFFh
2A0000h-2A7FFFh
2A8000h-2AFFFFh
2B0000h-2B7FFFh
2B8000h-2BFFFFh
2C0000h-2C7FFFh
2C8000h-2CFFFFh
2D0000h-2D7FFFh
2D8000h-2DFFFFh
2E0000h-2E7FFFh
2E8000h-2EFFFFh
2F0000h-2F7FFFh
2F8000h-2FFFFFh
300000h-307FFFh
308000h-30FFFFh
310000h-317FFFh
318000h-31FFFFh
320000h-327FFFh
328000h-32FFFFh
330000h-337FFFh
338000h-33FFFFh
340000h-347FFFh
348000h-34FFFFh
350000h-357FFFh
358000h-35FFFFh
360000h-347FFFh
368000h-34FFFFh
370000h-377FFFh
378000h-37FFFFh
380000h-387FFFh
388000h-38FFFFh
390000h-397FFFh
398000h-39FFFFh
3A0000h-3A7FFFh
3A8000h-3AFFFFh
3B0000h-3B7FFFh
3B8000h-3BFFFFh
SA100 1100100xxx
SA101 1100101xxx
SA102 1100110xxx
SA103 1100111xxx
SA104 1101000xxx
SA105 1101001xxx
SA106 1101010xxx
SA107 1101011xxx
SA108 1101100xxx
SA109 1101101xxx
SA110 1101110xxx
SA111 1101111xxx
SA112 1110000xxx
SA113 1110001xxx
SA114 1110010xxx
SA115 1110011xxx
SA116 1110100xxx
SA117 1110101xxx
SA118 1110110xxx
SA119 1110111xxx
P/N:PM1076
REV. 1.8, FEB. 26, 2008
7
MX29LV640B T/B
Sector Sector Sector Address
Sector Size
(x8)
(x16)
Group
31
A21-A12
(Kbytes/Kwords)
Address Range
Address Range
SA120 1111000xxx
SA121 1111001xxx
SA122 1111010xxx
SA123 1111011xxx
SA124 1111100xxx
SA125 1111101xxx
SA126 1111110xxx
SA127 1111111000
SA128 1111111001
SA129 1111111010
SA130 1111111011
SA131 1111111100
SA132 1111111101
SA133 1111111110
SA134 1111111111
64/32
64/32
64/32
64/32
64/32
64/32
64/32
8/4
780000h-78FFFFh
790000h-79FFFFh
7A0000h-7AFFFFh
7B0000h-7BFFFFh
7C0000h-7CFFFFh
7D0000h-7DFFFFh
7E0000h-7EFFFFh
7F0000h-7F1FFFh
7F2000h-7F3FFFh
7F4000h-7F5FFFh
7F6000h-7F7FFFh
7F8000h-7F9FFFh
7FA000h-7FBFFFh
7FC000h-7FDFFFh
7FE000h-7FFFFFh
3C0000h-3C7FFFh
3C8000h-3CFFFFh
3D0000h-3D7FFFh
3D8000h-3DFFFFh
3E0000h-3E7FFFh
3E8000h-3EFFFFh
3F0000h-3F7FFFh
3F8000h-3FFFFFh
3F9000h-3F9FFFh
3FA000h-3FAFFFh
3FB000h-3FBFFFh
3FC000h-3FCFFFh
3FD000h-3FDFFFh
3FE000h-3FEFFFh
3FF000h-3FFFFFh
31
31
31
32
32
32
33
34
8/4
35
8/4
36
8/4
37
8/4
38
8/4
39
8/4
40
8/4
Top Boot Security Sector Addresses
Sector Address
A21~A12
Sector Size
(bytes/words)
256/128
(x8)
(x16)
Address Range
Address Range
3FFF70h-3FFFFFh
1111111111
7FFF00h-7FFFFFh
P/N:PM1076
REV. 1.8, FEB. 26, 2008
8
MX29LV640B T/B
MX29LV640BB SECTOR GROUP ARCHITECTURE
Sector Sector Sector Address
Sector Size
(Kbytes/Kwords)
8/4
(x8)
(x16)
Group
1
A21-A12
Address Range
Address Range
SA0
0000000000
0000000001
0000000010
0000000011
0000000100
0000000101
0000000110
0000000111
0000001xxx
0000010xxx
0000011xxx
0000100xxx
0000101xxx
0000110xxx
0000111xxx
0001000xxx
0001001xxx
0001010xxx
0001011xxx
0001100xxx
0001101xxx
0001110xxx
0001111xxx
0010000xxx
0010001xxx
0010010xxx
0010011xxx
0010100xxx
0010101xxx
0010110xxx
0010111xxx
0011000xxx
0011001xxx
0011010xxx
0011011xxx
0011100xxx
0011101xxx
0011110xxx
0011111xxx
000000h-001FFFh
002000h-003FFFh
004000h-005FFFh
006000h-007FFFh
008000h-009FFFh
00A000h-00BFFFh
00C000h-00DFFFh
00E000h-00FFFFh
010000h-01FFFFh
020000h-02FFFFh
030000h-03FFFFh
040000h-04FFFFh
050000h-05FFFFh
060000h-06FFFFh
070000h-07FFFFh
080000h-08FFFFh
090000h-09FFFFh
0A0000h-0AFFFFh
0B0000h-0BFFFFh
0C0000h-0CFFFFh
0D0000h-0DFFFFh
0E0000h-0EFFFFh
0F0000h-0FFFFFh
100000h-10FFFFh
110000h-11FFFFh
120000h-12FFFFh
130000h-13FFFFh
140000h-14FFFFh
150000h-15FFFFh
160000h-16FFFFh
170000h-17FFFFh
180000h-18FFFFh
190000h-19FFFFh
1A0000h-1AFFFFh
1B0000h-1BFFFFh
1C0000h-1CFFFFh
1D0000h-1DFFFFh
1E0000h-1EFFFFh
1F0000h-1FFFFFh
000000h-000FFFh
001000h-001FFFh
002000h-002FFFh
003000h-003FFFh
004000h-004FFFh
005000h-005FFFh
006000h-006FFFh
007000h-007FFFh
008000h-00FFFFh
010000h-017FFFh
018000h-01FFFFh
020000h-027FFFh
028000h-02FFFFh
030000h-037FFFh
038000h-03FFFFh
040000h-047FFFh
048000h-04FFFFh
050000h-057FFFh
058000h-05FFFFh
060000h-067FFFh
068000h-06FFFFh
070000h-077FFFh
078000h-07FFFFh
080000h-087FFFh
088000h-08FFFFh
090000h-097FFFh
098000h-09FFFFh
0A0000h-0A7FFFh
0A8000h-0AFFFFh
0B0000h-0B7FFFh
0B8000h-0BFFFFh
0C0000h-0C7FFFh
0C8000h-0CFFFFh
0D0000h-0D7FFFh
0D8000h-0DFFFFh
0E0000h-0E7FFFh
0E8000h-0EFFFFh
0F0000h-0F7FFFh
0F8000h-0FFFFFh
2
SA1
8/4
3
SA2
8/4
4
SA3
8/4
5
SA4
8/4
6
SA5
8/4
7
SA6
8/4
8
SA7
8/4
9
SA8
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
9
SA9
9
SA10
SA11
SA12
SA13
SA14
SA15
SA16
SA17
SA18
SA19
SA20
SA21
SA22
SA23
SA24
SA25
SA26
SA27
SA28
SA29
SA30
SA31
SA32
SA33
SA34
SA35
SA36
SA37
SA38
10
10
10
10
11
11
11
11
12
12
12
12
13
13
13
13
14
14
14
14
15
15
15
15
16
16
16
16
P/N:PM1076
REV. 1.8, FEB. 26, 2008
9
MX29LV640B T/B
Sector Sector Sector Address
Sector Size
(Kbytes/Kwords)
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
(x8)
(x16)
Group
17
17
17
17
18
18
18
18
19
19
19
19
20
20
20
20
21
21
21
21
22
22
22
22
23
23
23
23
24
24
24
24
25
25
25
25
26
26
26
26
A21-A12
Address Range
Address Range
SA39
SA40
SA41
SA42
SA43
SA44
SA45
SA46
SA47
SA48
SA49
SA50
SA51
SA52
SA53
SA54
SA55
SA56
SA57
SA58
SA59
SA60
SA61
SA62
SA63
SA64
SA65
SA66
SA67
SA68
SA69
SA70
SA71
SA72
SA73
SA74
SA75
SA76
SA77
SA78
0100000xxx
0100001xxx
0100010xxx
0100011xxx
0100100xxx
0100101xxx
0100110xxx
0100111xxx
0101000xxx
0101001xxx
0101010xxx
0101011xxx
0101100xxx
0101101xxx
0101110xxx
0101111xxx
0110000xxx
0110001xxx
0110010xxx
0110011xxx
0110100xxx
0110101xxx
0110110xxx
0110111xxx
0111000xxx
0111001xxx
0111010xxx
0111011xxx
0111100xxx
0111101xxx
0111110xxx
0111111xxx
1000000xxx
1000001xxx
1000010xxx
1000011xxx
1000100xxx
1000101xxx
1000110xxx
1000111xxx
200000h-20FFFFh
210000h-21FFFFh
220000h-22FFFFh
230000h-23FFFFh
240000h-24FFFFh
250000h-25FFFFh
260000h-26FFFFh
270000h-27FFFFh
280000h-28FFFFh
290000h-29FFFFh
2A0000h-2AFFFFh
2B0000h-2BFFFFh
2C0000h-2CFFFFh
2D0000h-2DFFFFh
2E0000h-2EFFFFh
2F0000h-2FFFFFh
300000h-30FFFFh
310000h-31FFFFh
320000h-32FFFFh
330000h-33FFFFh
340000h-34FFFFh
350000h-35FFFFh
360000h-36FFFFh
370000h-37FFFFh
380000h-38FFFFh
390000h-39FFFFh
3A0000h-3AFFFFh
3B0000h-3BFFFFh
3C0000h-3CFFFFh
3D0000h-3DFFFFh
3E0000h-3EFFFFh
3F0000h-3FFFFFh
400000h-40FFFFh
410000h-41FFFFh
420000h-42FFFFh
430000h-43FFFFh
440000h-44FFFFh
450000h-45FFFFh
460000h-46FFFFh
470000h-47FFFFh
100000h-107FFFh
108000h-10FFFFh
110000h-117FFFh
118000h-11FFFFh
120000h-127FFFh
128000h-12FFFFh
130000h-137FFFh
138000h-13FFFFh
140000h-147FFFh
148000h-14FFFFh
150000h-157FFFh
158000h-15FFFFh
160000h-167FFFh
168000h-16FFFFh
170000h-177FFFh
178000h-17FFFFh
180000h-187FFFh
188000h-18FFFFh
190000h-197FFFh
198000h-19FFFFh
1A0000h-1A7FFFh
1A8000h-1AFFFFh
1B0000h-1B7FFFh
1B8000h-1BFFFFh
1C0000h-1C7FFFh
1C8000h-1CFFFFh
1D0000h-1D7FFFh
1D8000h-1DFFFFh
1E0000h-1E7FFFh
1E8000h-1EFFFFh
1F0000h-1F7FFFh
1F8000h-1FFFFFh
200000h-207FFFh
208000h-20FFFFh
210000h-217FFFh
218000h-21FFFFh
220000h-227FFFh
228000h-22FFFFh
230000h-237FFFh
238000h-23FFFFh
P/N:PM1076
REV. 1.8, FEB. 26, 2008
10
MX29LV640B T/B
Sector Sector Sector Address
Sector Size
(Kbytes/Kwords)
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
(x8)
(x16)
Group
27
27
27
27
28
28
28
28
29
29
29
29
30
30
30
30
31
31
31
31
32
32
32
32
33
33
33
33
34
34
34
34
35
35
35
35
36
36
36
36
A21-A12
Address Range
Address Range
SA79
SA80
SA81
SA82
SA83
SA84
SA85
SA86
SA87
SA88
SA89
SA90
SA91
SA92
SA93
SA94
SA95
SA96
SA97
SA98
SA99
1001000xxx
1001001xxx
1001010xxx
1001011xxx
1001100xxx
1001101xxx
1001110xxx
1001111xxx
1010000xxx
1010001xxx
1010010xxx
1010011xxx
1010100xxx
1010101xxx
1010110xxx
1010111xxx
1011000xxx
1011001xxx
1011010xxx
1011011xxx
1011100xxx
480000h-48FFFFh
490000h-49FFFFh
4A0000h-4AFFFFh
4B0000h-4BFFFFh
4C0000h-4CFFFFh
4D0000h-4DFFFFh
4E0000h-4EFFFFh
4F0000h-4FFFFFh
500000h-50FFFFh
510000h-51FFFFh
520000h-52FFFFh
530000h-53FFFFh
540000h-54FFFFh
550000h-55FFFFh
560000h-56FFFFh
570000h-57FFFFh
580000h-58FFFFh
590000h-59FFFFh
5A0000h-5AFFFFh
5B0000h-5BFFFFh
5C0000h-5CFFFFh
5D0000h-5DFFFFh
5E0000h-5EFFFFh
5F0000h-5FFFFFh
600000h-60FFFFh
610000h-61FFFFh
620000h-62FFFFh
630000h-63FFFFh
640000h-64FFFFh
650000h-65FFFFh
660000h-66FFFFh
670000h-67FFFFh
680000h-68FFFFh
690000h-69FFFFh
6A0000h-6AFFFFh
6B0000h-6BFFFFh
6C0000h-6CFFFFh
6D0000h-6DFFFFh
6E0000h-6EFFFFh
6F0000h-6FFFFFh
240000h-247FFFh
248000h-24FFFFh
250000h-257FFFh
258000h-25FFFFh
260000h-267FFFh
268000h-26FFFFh
270000h-277FFFh
278000h-27FFFFh
280000h-287FFFh
288000h-28FFFFh
290000h-297FFFh
298000h-29FFFFh
2A0000h-2A7FFFh
2A8000h-2AFFFFh
2B0000h-2B7FFFh
2B8000h-2BFFFFh
2C0000h-2C7FFFh
2C8000h-2CFFFFh
2D0000h-2D7FFFh
2D8000h-2DFFFFh
2E0000h-2E7FFFh
2E8000h-2EFFFFh
2F0000h-2F7FFFh
2F8000h-2FFFFFh
300000h-307FFFh
308000h-30FFFFh
310000h-317FFFh
318000h-31FFFFh
320000h-327FFFh
328000h-32FFFFh
330000h-337FFFh
338000h-33FFFFh
340000h-347FFFh
348000h-34FFFFh
350000h-357FFFh
358000h-35FFFFh
360000h-367FFFh
368000h-36FFFFh
370000h-377FFFh
378000h-37FFFFh
SA100 1011101xxx
SA101 1011110xxx
SA102 1011111xxx
SA103 1100000xxx
SA104 1100001xxx
SA105 1100010xxx
SA106 1100011xxx
SA107 1100100xxx
SA108 1100101xxx
SA109 1100110xxx
SA110 1100111xxx
SA111 1101000xxx
SA112 1101001xxx
SA113 1101010xxx
SA114 1101011xxx
SA115 1101100xxx
SA116 1101101xxx
SA117 1101110xxx
SA118 1101111xxx
P/N:PM1076
REV. 1.8, FEB. 26, 2008
11
MX29LV640B T/B
Sector Sector Sector Address
Sector Size
(Kbytes/Kwords)
64/32
(x8)
(x16)
Group
37
A21-A12
Address Range
Address Range
SA119 1110000xxx
SA120 1110001xxx
SA121 1110010xxx
SA122 1110011xxx
SA123 1110100xxx
SA124 1110101xxx
SA125 1110110xxx
SA126 1110111xxx
SA127 1111000xxx
SA128 1111001xxx
SA129 1111010xxx
SA130 1111011xxx
SA131 1111100xxx
SA132 1111101xxx
SA133 1111110xxx
SA134 1111111xxx
700000h-70FFFFh
710000h-71FFFFh
720000h-72FFFFh
730000h-73FFFFh
740000h-74FFFFh
750000h-75FFFFh
760000h-76FFFFh
770000h-77FFFFh
780000h-78FFFFh
790000h-79FFFFh
7A0000h-7AFFFFh
7B0000h-7BFFFFh
7C0000h-7CFFFFh
7D0000h-7DFFFFh
7E0000h-7EFFFFh
7F0000h-7FFFFFh
380000h-387FFFh
388000h-38FFFFh
390000h-397FFFh
398000h-39FFFFh
3A0000h-3A7FFFh
3A8000h-3AFFFFh
3B0000h-3B7FFFh
3B8000h-3BFFFFh
3C0000h-3C7FFFh
3C8000h-3CFFFFh
3D0000h-3D7FFFh
3D8000h-3DFFFFh
3E0000h-3E7FFFh
3E8000h-3EFFFFh
3F0000h-3F7FFFh
3F8000h-3FFFFFh
37
64/32
37
64/32
37
64/32
38
64/32
38
64/32
38
64/32
38
64/32
39
64/32
39
64/32
39
64/32
39
64/32
40
64/32
40
64/32
40
64/32
40
64/32
Bottom Boot Security Sector Addresses
Sector Address
A21~A12
Sector Size
(bytes/words)
256/128
(x8)
(x16)
Address Range
000000h-0000FFh
Address Range
000000h-00007Fh
0000000000
P/N:PM1076
REV. 1.8, FEB. 26, 2008
12
MX29LV640B T/B
Table 2. BUS OPERATION--1
Mode Select
RE-
CE#
WE# OE#
Address
Data
(I/O)
Byte#
Vil
WP#/
ACC
SET#
Vih
Q0~Q7
Data (I/O)
Q8~Q15
Device Reset
Standby Mode
L
X
X
X
X
X
X
X
HighZ
HighZ
HighZ
HighZ
HighZ
L/H
H
Vcc± Vcc±
HighZ
0.3V
H
0.3V
L
Output
H
H
X
HighZ
HighZ
HighZ
L/H
Disable
Read Mode
Write (Note1)
Accelerate
Program
H
H
H
L
L
L
H
L
L
L
H
H
AIN
AIN
AIN
DOUT Q8-Q14= DOUT
L/H
(Note3)
Vhv
(Note4)
(Note4)
HighZ
Q15=
A-1
DIN
DIN
Temporary
Sector-Group
Unprotect
Vhv
Vhv
Vhv
X
L
L
X
L
L
X
H
H
AIN
(Note4)
(Note4)
(Note4)
HighZ
DIN
X
(Note3)
L/H
Sector-Group
Protect (Note2)
Sector Address,
A6=L, A1=H,
A0=L
X
X
Chip Unprotect
(Note2)
Sector Address,
A6=H, A1=H,
A0=L
X
(Note3)
Notes:
1. All sectors will be unprotected if WP#/ACC=Vhv.
2. The two outmost boot sectors are protected if WP#/ACC=Vil.
3. When WP#/ACC = Vih, the protection conditions of the two outmost boot sectors depend on previous protection
conditions."Sector/Sector Block Protection and Unprotection" describes the protect and unprotect method.When
WP#/ACC=Vil, the two outer most boot sectors remain protected.
4. Q0~Q15 are input (DIN) or output (DOUT) pins according to the requests of command sequence, sector protection,
or data polling algorithm.
5. In Word Mode (Byte#=Vih), the addresses are AM to A0.
In Byte Mode (Byte#=Vil), the addresses are AM to A-1 (Q15).
6. AM: MSB of address.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
13
MX29LV640B T/B
BUS OPERATION--2
Item
Control Input
CE# WE# OE# to
A12 A10
AM A11
A8
to
A7
x
A5
to
A9
A6
to A1 A0 Q0~Q7 Q8~Q15
A2
Sector Lock Status
Verification
L
H
L
SA
x
Vhv
L
x
H
L
01h or
00h
x
(Note1)
Read Silicon ID
Manufacturer Code
Read Silicon ID
MX29LV640BT
Read Silicon ID
MX29LV640BB
Read Indicator Bit
(Q7) For Security
Sector
L
L
L
L
H
H
H
H
L
L
L
L
x
x
x
x
x
x
x
x
Vhv
Vhv
Vhv
Vhv
x
x
x
x
L
L
L
L
x
x
x
x
L
L
L
C2H 22H(Word)
XXH(Byte)
H
H
H
C9H 22H(Word)
XXH(Byte)
L
CBH 22H(Word)
XXH(Byte)
H
(Note2)
x
Notes:
1.Sector unprotected code:00h.Sector protected code:01h.
2.Factory locked code: XX88H
Factory unlocked code: XX08H
3. AM: MSB of address.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
14
MX29LV640B T/B
WRITE COMMANDS/COMMAND SEQUENCES
To write a command to the device, system must drive WE# and CE# to Vil, and OE# to Vih. In a command cycle, all
address are latched at the later falling edge of CE# and WE#, and all data are latched at the earlier rising edge of CE#
andWE#.
Figure 1 illustrates the AC timing waveform of a write command, andTable 3 defines all the valid command sets of the
device.System is not allowed to write invalid commands not defined in this datasheet.Writing an invalid command will
bring the device to an undefined state.
REQUIREMENTS FOR READING ARRAY DATA
Read array action is to read the data stored in the array.While the memory device is in powered up or has been reset,
it will automatically enter the status of read array.If the microprocessor wants to read the data stored in the array, it has
to drive CE# (device enable control pin) and OE# (Output control pin) as Vil, and input the address of the data to be
read into address pin at the same time. After a period of read cycle (Tce or Taa), the data being read out will be
displayed on output pin for microprocessor to access.If CE# or OE# isVih, the output will be in tri-state, and there will
be no data displayed on output pin at all.
After the memory device completes embedded operation (automatic Erase or Program), it will automatically return to
the status of read array, and the device can read the data in any address in the array. In the process of erasing, if the
device receives the Erase suspend command, erase operation will be stopped temporarily after a period of time no
more thanTready and the device will return to the status of read array.At this time, the device can read the data stored
in any address except the sector being erased in the array. In the status of erase suspend, if user wants to read the
data in the sectors being erased, the device will output status data onto the output. Similarly, if program command is
issued after erase suspend, after program operation is completed, system can still read array data in any address
except the sectors to be erased.
The device needs to issue reset command to enable read array operation again in order to arbitrarily read the data in
the array in the following two situations:
1.In program or erase operation, the programming or erasing failure causes Q5 to go high.
2.The device is in auto select mode or CFI mode.
In the two situations above, if reset command is not issued, the device is not in read array mode and system must
issue reset command before reading array data.
ACCELERATED PROGRAM OPERATION
The accelerated program can improve programming performance compared with word/byte program.By applyingVhv
on WP#/ACC pin, the device will enter accelerated program and draw current no more than IACC from WP#/ACC pin.
Removing theVhv from WP#/ACC pin will put the device back to normal operation (not accelerated).
P/N:PM1076
REV. 1.8, FEB. 26, 2008
15
MX29LV640B T/B
RESET# OPERATION
Driving RESET# pin low for a period more thanTrp will reset the device back to read mode. If the device is in program
or erase operation, the reset operation will take at most a period ofTready for the device to return to read array mode.
Before the device returns to read array mode, the RY/BY# pin remains low (busy status).
When RESET# pin is held at GND±0.3V, the device consumes standby current(Isb).However, device draws larger
current if RESET# pin is held at Vil but not within GND±0.3V.
It is recommended that the system to tie its reset signal to RESET# pin of flash memory, so that the flash memory will
be reset during system reset and allows system to read boot code from flash memory.
SECTOR GROUP PROTECT OPERATION
When a sector group is protected, program or erase operation will be disabled on these sectors. MX29LV640B T/B
provides two methods for sector group protection.
Once the sector group is protected, the sector group remains protected until next chip unprotect, or is temporarily
unprotected by asserting RESET# pin atVhv. Refer to temporary sector group unprotect operation for further details.
The first method is by applying Vhv on RESET# pin. Refer to Figure 13 for timing diagram and Figure 14 for the
algorithm for this method.
The other method is assertingVhv on A9 and OE# pins, with A6 and CE# atVil.The protection operation begins at the
falling edge of WE# and terminates at the rising edge. Contact Macronix for details.
CHIP UNPROTECT OPERATION
MX29LV640BT/B provides two methods for chip unprotect.The chip unprotect operation unprotects all sectors within
the device. It is recommended to protect all sectors before activating chip unprotect mode. All sectors groups are
unprotected when shipped from the factory.
The first method is by applyingVhv on RESET# pin.Refer to Figure 13 for timing diagram and Figure 14 for algorithm
of the operation.
The other method is asserting Vhv on A9 and OE# pins, with A6 at Vih and CE# at Vil (see Table 2). The unprotect
operation begins at the falling edge of WE# and terminates at the rising edge. Contact Macronix for details.
TEMPORARY SECTOR GROUP UNPROTECT OPERATION
System can apply RESET# pin at Vhv to place the device in temporary unprotect mode. In this mode, previously
protected sectors can be programmed or erased just as it is unprotected.The devices returns to normal operation once
Vhv is removed from RESET# pin and previously protected sectors are again protected.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
16
MX29LV640B T/B
WRITE PROTECT (WP#)
Another function of the WP#/ACC pin is to provide write protection function on the two outermost 8 Kbyte boot sectors.
WhenViL is asserted on WP#/ACC pin, the two boot sectors are protected regardless of the previous state of protec-
tion implemented by aforementioned Sector Group Protect/Chip Unprotect. For MX29LV640BT, the two outermost
sectors are the two boot sectors of the highest addresses.For MX29LV640BB, the two outermost sectors are the two
boot sectors of the lowest addresses.
Note that the WP#/ACC should be eitherVhv, Vih, orVil, and must not be floated or unconnected;otherwise the device
may not function properly.
AUTOMATIC SELECT OPERATION
When the device is in Read array mode, erase-suspended read array mode or CFI mode, user can issue read silicon
ID command to enter read silicon ID mode. After entering read silicon ID mode, user can query several silicon IDs
continuously and does not need to issue read silicon ID mode again. When A0 is Low, device will output Macronix
Manufacture ID C2H.When A0 is high, device will output Device ID. In read silicon ID mode, issuing reset command
will reset device back to read array mode or erase-suspended read array mode.
Another way to enter read silicon ID is to apply high voltage on A9 pin with CE#, OE#, A6 and A1 atVil.While the high
voltage of A9 pin is discharged, device will automatically leave read silicon ID mode and go back to read array mode
or erase-suspended read array mode.When A0 is Low, device will output Macronix Manufacture ID C2.When A0 is
high, device will output Device ID.
VERIFY SECTOR GROUP PROTECT STATUS OPERATION
MX29LV640BT/B provides hardware sector protection against Program and Erase operation for protected sectors.The
sector protect status can be read through Sector Protect Verify command.This method requires Vhv on A9 pin, Vih on
WE# and A1 pins, Vil on CE#, OE#, A6 and A0 pins, and sector address on A12 to A21 pins. If the read out data is
01H, the designated sector is protected.Oppositely, if the read out data is 00H, the designated sector is not protected.
SECURITY SECTOR FLASH MEMORY REGION
The Security Sector region is an extra memory space of 128 words in length.The security sectors can be locked upon
shipping from factory, or it can be locked by customer after shipping. Customer can issue Security Sector Factory
Protect Verify and/or Security Sector Protect Verify to query the lock status of the device.
In factory-locked device, security sector region is protected when shipped from factory and the security silicon sector
indicator bit is set to "1".In customer lockable device, security sector region is unprotected when shipped from factory
and the security silicon indicator bit is set to "0".
Factory Locked: Security Sector Programmed and Protected at the Factory
In a factory locked device, the security silicon region is permanently locked after shipping from factory.The device will
have a 16-byte (8-word) ESN in the security region.In bottom boot device :000000h - 000007h (for MX29LV640BB).In
Top boot device :3FFF70h - 3FFF77h (for MX29LV640BT).
P/N:PM1076
REV. 1.8, FEB. 26, 2008
17
MX29LV640B T/B
Customer Lockable:Security Sector NOT Programmed or Protected at the Factory
When the security feature is not required, the security region can act as an extra memory space.The security silicon
sector can be read, programmed, or erased just as normal sectors with the same endurance limitations.
Security silicon sector can also be protected by two methods. Note that once the security silicon sector is protected,
there is no way to unprotect the security silicon sector and the content of it can no longer be altered.
The first method is to write a three-cycle command of Enter Security Region, and then follow the sector group protect
algorithm as illustrated in Figure 14, except that RESET# pin may at either Vih or Vhv.
The other method is to write a three-cycle command of Enter Security Region, and then follow the alternate method of
sector protect with A9, OE# at Vhv.
After the security silicon is locked and verified, system must write Exit Security Sector Region, go through a power
cycle, or issue a hardware reset to return the device to read normal array mode.
DATA PROTECTION
To avoid accidental erasure or programming of the device, the device is automatically reset to read array mode during
power up. Besides, only after successful completion of the specified command sets will the device begin its erase or
program operation.
Other features to protect the data from accidental alternation are described as followed.
LOWVCCWRITE INHIBIT
The device refuses to accept any write command when Vcc is less than VLKO. This prevents data from spuriously
altered.The device automatically resets itself when Vcc is lower than VLKO and write cycles are ignored until Vcc is
greater thanVLKO.System must provide proper signals on control pins afterVcc is larger thanVLKO to avoid uninten-
tional program or erase operation
WRITE PULSE "GLITCH" PROTECTION
CE#, WE#, OE# pulses shorter than 5ns are treated as glitches and will not be regarded as an effective write cycle.
LOGICAL INHIBIT
A valid write cycle requires both CE# and WE# at Vil with OE# at Vih.Write cycle is ignored when either CE# at Vih,
WE# a Vih, or OE# at Vil.
POWER-UP SEQUENCE
Upon power up, MX29LV640B T/B is placed in read array mode. Furthermore, program or erase operation will begin
only after successful completion of specified command sequences.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
18
MX29LV640B T/B
POWER-UPWRITE INHIBIT
When WE#, CE# is held at Vil and OE# is held at Vih during power up, the device ignores the first command on the
rising edge of WE#.
POWER SUPPLY DECOUPLING
A 0.1uF capacitor should be connected between the Vcc and GND to reduce the noise effect.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
19
MX29LV640B T/B
TABLE 3. MX29LV640BT/B COMMAND DEFINITIONS
Automatic Select
Enter Security
Sector Region
Enable
Read Reset
Security Sector
Sector Protect
Verify
Mode Mode
Factory Protect Verify
Command
Silicon ID
Device ID
Word
555
AA
2AA
55
Byte Word Byte
Word
555
AA
2AA
55
Byte
AAA
AA
Word
555
AA
2AA
55
Byte
AAA
AA
Word Byte
1st Bus Cyc Addr
Data
Addr
Data
XXX
F0
AAA
AA
555
55
555 AAA
AA AA
2AA 555
55 55
555 AAA
90 90
555
AA
2AA
55
AAA
AA
555
55
2nd Bus Cyc Addr
Data
555
55
555
55
3rd Bus Cyc Addr
Data
555
90
AAA
90
555
90
AAA
90
555
90
AAA
90
555
88
AAA
88
(Sector) (Sector)
X02
X04
4th Bus Cyc Addr
Data
X00
X00
X01 X02
ID
X03
X06
88/08
88/08
C2H
C2H
ID
00/01
00/01
5th Bus Cyc Addr
Data
6th Bus Cyc Addr
Data
Exit S ecurity
S ector
Eras e
S us pend
Eras e
Res ume
Command
P rogram
Chip Eras e
S ector Eras e
CFI Read
Word Byte Word Byte Word Byte Word
555 AAA 555 AAA 555 AAA 555
Byte
AAA
AA
Word Byte Word/Byte Word/Byte
1s t Bus Cyc
Addr
Data
55
98
AA
98
XXX
B0
XXX
30
AA
AA
AA AA AA
AA
AA
2AA
55
2nd Bus Cyc Addr 2AA 555 2AA 555 2AA 555
555
55
Data
Addr
Data
55
55
55
55
55
55
3rd Bus Cyc
4th Bus Cyc
5th Bus Cyc
6th Bus Cyc
555 AAA 555 AAA 555 AAA 555
90 90 A0 A0 80 80 80
AAA
80
Addr XXX XXX Addr Addr 555 AAA 555
AAA
AA
00
00
Data
Addr
Data
Addr
Data
Data Data AA
2AA 555
55 55
AA
AA
2AA
55
555
55
555 AAA S ector S ector
10 10 30 30
P/N:PM1076
REV. 1.8, FEB. 26, 2008
20
MX29LV640B T/B
RESET
In the following situations, executing reset command will reset device back to read array mode:
• Among erase command sequence (before the full command set is completed)
• Sector erase time-out period
• Erase fail (while Q5 is high)
• Among program command sequence (before the full command set is completed, erase-suspended program in-
cluded)
• Program fail (while Q5 is high, and erase-suspended program fail is included)
• Read silicon ID mode
• Sector protect verify
• CFI mode
While device is at the status of program fail or erase fail (Q5 is high), user must issue reset command to reset device
back to read array mode. While the device is in read silicon ID mode, sector protect verify or CFI mode, user must
issue reset command to reset device back to read array mode.
When the device is in the progress of programming (not program fail) or erasing (not erase fail), device will ignore reset
command.
AUTOMATIC SELECT COMMAND SEQUENCE
Automatic Select mode is used to access the manufacturer ID, device ID and to verify whether or not secured silicon
is locked and whether or not a sector is protected.The automatic select mode has four command cycles.The first two
are unlock cycles, and followed by a specific command.The fourth cycle is a normal read cycle, and user can read at
any address any number of times without entering another command sequence.The reset command is necessary to
exit the Automatic Select mode and back to read array. The following table shows the identification code with corre-
sponding address.
Address
Data (Hex)
C2
Representation
Manufacturer ID
Device ID
Word
Byte
Word
Byte
Word
Byte
Word
Byte
X00
X00
C2
X01
22C9/22CB
XXC9/XXCB
88/08
Top/Bottom Boot Sector
Top/Bottom Boot Sector
Factory locked/unlocked
Factory locked/unlocked
Unprotected/protected
Unprotected/protected
X02
X03
Secured Silicon
Sector Protect Verify
X06
88/08
(Sector address) X 02
(Sector address) X 04
00/01
00/01
There is an alternative method to that shown inTable 2, which is intended for EPROM programmers and requiresVhv
on address bit A9.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
21
MX29LV640B T/B
AUTOMATIC PROGRAMMING
The MX29LV640BT/B can provide the user program function by the form of Byte-Mode or Word-Mode.As long as the
users enter the right cycle defined in the Table.3 (including 2 unlock cycles and A0H), any data user inputs will
automatically be programmed into the array.
Once the program function is executed, the internal write state controller will automatically execute the algorithms and
timings necessary for program and verification, which includes generating suitable program pulse, verifying whether
the threshold voltage of the programmed cell is high enough and repeating the program pulse if any of the cells does not
pass verification.Meanwhile, the internal control will prohibit the programming to cells that pass verification while the
other cells fail in verification in order to avoid over-programming. With the internal write state controller, the device
requires the user to write the program command and data only.
Programming will only change the bit status from "1" to "0".That is to say, it is impossible to convert the bit status from
"0" to "1" by programming. Meanwhile, the internal write verification only detects the errors of the "1" that is not
successfully programmed to "0".
Any command written to the device during programming will be ignored except hardware reset, which will terminate the
program operation after a period of time no more thanTready.When the embedded program algorithm is complete or the
program operation is terminated by hardware reset, the device will return to the reading array data mode.
The typical chip program time at room temperature of the MX29LV640B T/B is less than 45 seconds.
When the embedded program operation is on going, user can confirm if the embedded operation is finished or not by the
following methods:
Status
Q7
Q7#
Q7
Q6
Q5
0
RY/BY#*2
In progress*1
Finished
Toggling
0
1
0
Stop toggling
Toggling
0
Exceed time limit
Q7#
1
*1:The status "in progress" means both program mode and erase-suspended program mode.
*2:RY/BY# is an open drain output pin and should be weakly connected toVDD through a pull-up resistor.
*3: When an attempt is made to program a protected sector, Q7 will output its complement data or Q6 continues to
toggle for about 1us or less and the device returns to read array state without programing the data in the protected
sector.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
22
MX29LV640B T/B
CHIP ERASE
Chip Erase is to erase all the data with "1" and "0" as all "1". It needs 6 cycles to write the action in, and the first two
cycles are "unlock" cycles, the third one is a configuration cycle, the fourth and fifth are also "unlock" cycles, and the
sixth cycle is the chip erase operation.
During chip erasing, all the commands will not be accepted except hardware reset or the working voltage is too low that
chip erase will be interrupted. After Chip Erase, the chip will return to the state of Read Array.
When the embedded chip erase operation is on going, user can confirm if the embedded operation is finished or not by
the following methods:
Status
Q7
0
Q6
Q5
0
Q2
Toggling
1
RY/BY#
In progress
Finished
Toggling
0
1
0
1
Stop toggling
Toggling
0
Exceed time limit
0
1
Toggling
SECTOR ERASE
Sector Erase is to erase all the data in a sector with "1" and "0" as all "1".It requires six command cycles to issue.The
first two cycles are "unlock cycles", the third one is a configuration cycle, the fourth and fifth are also "unlock cycles"
and the sixth cycle is the sector erase command. After the sector erase command sequence is issued, there is a time-
out period of 50us counted internally.During the time-out period, additional sector address and sector erase command
can be written multiply. Once user enters another sector erase command, the time-out period of 50us is recounted.If
user enters any command other than sector erase or erase suspend during time-out period, the erase command would
be aborted and the device is reset to read array condition. The number of sectors could be from one sector to all
sectors. After time-out period passing by, additional erase command is not accepted and erase embedded operation
begins.
During sector erasing, all commands will not be accepted except hardware reset and erase suspend and user can
check the status as chip erase.
When the embedded erase operation is on going, user can confirm if the embedded operation is finished or not by the
following methods:
Status
Q7
0
Q6
Q5
0
Q3
0
Q2
RY/BY#*2
Time-out period
In progress
Finished
Toggling
Toggling
Toggling
1
0
0
1
0
0
Toggling
0
1
1
Stop toggling
Toggling
0
1
Exceed time limit
0
1
1
Toggling
*1: The status Q3 is the time-out period indicator. When Q3=0, the device is in time-out period and is acceptible to
another sector address to be erased.When Q3=1, the device is in erase operation and only erase suspend is valid.
*2:RY/BY# is open drain output pin and should be weakly connected toVDD through a pull-up resistor.
*3:When an attempt is made to erase a protected sector, Q7 will output its complement data or Q6 continues to toggle
for 100us or less and the device returned to read array status without erasing the data in the protected sector.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
23
MX29LV640B T/B
SECTOR ERASE SUSPEND
During sector erasure, sector erase suspend is the only valid command.If user issue erase suspend command in the
time-out period of sector erasure, device time-out period will be over immediately and the device will go back to erase-
suspended read array mode.If user issue erase suspend command during the sector erase is being operated, device
will suspend the ongoing erase operation, and after the Tready1 (<=20us) suspend finishes and the device will enter
erase-suspended read array mode.User can judge if the device has finished erase suspend through Q6, Q7, and RY/
BY#.
After device has entered erase-suspended read array mode, user can read other sectors not at erase suspend by the
speed of Taa;while reading the sector in erase-suspend mode, device will output its status. User can use Q6 and Q2
to judge the sector is erasing or the erase is suspended.
Status
Q7
1
Q6
No toggle
Data
Q5
Q3
Q2
Toggle
Data
N/A
RY/BY#
Erase suspend read in erase suspended sector
Erase suspend read in non-erase suspended sector
Erase suspend program in non-erase suspended sector
0
N/A
1
1
0
Data
Q7#
Data Data
N/A
Toggle
0
When the device has suspended erasing, user can execute the command sets except sector erase and chip erase,
such as read silicon ID, sector protect verify, program, CFI query and erase resume.
SECTOR ERASE RESUME
Sector erase resume command is valid only when the device is in erase suspend state.After erase resume, user can
issue another erase suspend command, but there should be a 4mS interval between erase resume and the next erase
suspend.If user issue infinite suspend-resume loop, or suspend-resume exceeds 1024 times, the time for erasing will
increase.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
24
MX29LV640B T/B
QUERY COMMAND AND COMMON FLASH INTERFACE (CFI) MODE
MX29LV640B T/B features CFI mode. Host system can retrieve the operating characteristics, structure and vendor-
specified information such as identifying information, memory size, byte/word configuration, operating voltages and
timing information of this device by CFI mode.The device enters the CFI Query mode when the system writes the CFI
Query command, 98H, to address 55H/AAH (depending on Word/Byte mode) any time the device is ready to read
array data.The system can read CFI information at the addresses given inTable 4.A reset command is required to exit
CFI mode and go back to ready array mode or erase suspend mode.The system can write the CFI Query command
only when the device is in read mode, erase suspend, standby mode or automatic select mode.
Table 4-1. CFI mode:Identification DataValues
(All values in these tables are in hexadecimal)
Description
Address(h)
Address(h) Data(h)
(WordMode)
(ByteMode)
Query-unique ASCII string "QRY"
10
11
12
13
14
15
16
17
18
19
1A
20
22
24
26
28
2A
2C
2E
30
32
34
0051
0052
0059
0002
0000
0040
0000
0000
0000
0000
0000
Primary vendor command set and control interface ID code
Address for primary algorithm extended query table
Alternate vendor command set and control interface ID code
Address for alternate algorithm extended query table
Table 4-2. CFI Mode: System Interface DataValues
Description
Address(h)
Address(h) Data(h)
(WordMode) (ByteMode)
Vcc supply minimum program/erase voltage
1B
1C
1D
1E
1F
20
21
22
23
24
25
26
36
38
3A
3C
3E
40
42
44
46
48
4A
4C
0027
0036
0000
0000
0004
0000
000A
0000
0005
0000
0004
0000
Vcc supply maximum program/erase voltage
VPP supply minimum program/erase voltage
VPP supply maximum program/erase voltage
Typical timeout per single word/byte write, 2n us
Typical timeout for maximum-size buffer write, 2n us
Typical timeout per individual block erase, 2n ms
Typical timeout for full chip erase, 2n ms
Maximum timeout for word/byte write, 2n times typical
Maximum timeout for buffer write, 2n times typical
Maximum timeout per individual block erase, 2n times typical
Maximum timeout for chip erase, 2n times typical
P/N:PM1076
REV. 1.8, FEB. 26, 2008
25
MX29LV640B T/B
Table 4-3. CFI Mode:Device Geometry DataValues
Description
Address(h)
Address(h) Data(h)
(WordMode) (ByteMode)
Device size = 2n in number of bytes
27
28
29
2A
2B
2C
2D
2E
2F
30
31
32
33
34
35
36
37
38
39
3A
3B
3C
4E
50
52
54
56
58
5A
5C
5E
60
62
64
66
68
6A
6C
6E
70
72
74
76
78
0017
0002
0000
0000
0000
0002
0007
0000
0020
0000
007E
0000
0000
0001
0000
0000
0000
0000
0000
0000
0000
0000
Flash device interface description (02=asynchronous x8/x16)
Maximum number of bytes in buffer write = 2n (not support)
Number of erase regions within device
Index for Erase Bank Area 1
[2E,2D] = # of same-size sectors in region 1-1
[30, 2F] = sector size in multiples of 256-bytes
Index for Erase Bank Area 2
Index for Erase Bank Area 3
Index for Erase Bank Area 4
P/N:PM1076
REV. 1.8, FEB. 26, 2008
26
MX29LV640B T/B
Table 4-4. CFI Mode:PrimaryVendor-Specific Extended Query DataValues
Description
Address(h)
Address(h) Data(h)
(WordMode) (ByteMode)
Query - Primary extended table, unique ASCII string, PRI
40
41
42
43
44
45
46
47
48
49
4A
4B
4C
4D
80
82
84
86
88
8A
8C
8E
90
92
94
96
98
9A
0050
0052
0049
0031
0031
0000
0002
0004
0001
0004
0000
0000
0000
00B5
Major version number, ASCII
Minor version number, ASCII
Unlock recognizes address (0= recognize, 1= don't recognize)
Erase suspend (2= to both read and program)
Sector protect (N= # of sectors/group)
Temporarysectorunprotect(1=supported)
Sector protect/Chip unprotect scheme
SimultaneousR/Woperation(0=notsupported)
Burstmode(0=notsupported)
Pagemode(0=notsupported)
Maximum acceleration supply (0= not supported), [D7:D4] for volt,
[D3:D0] for 100mV
Minimum acceleration supply (0= not supported), [D7:D4] for volt,
[D3:D0] for 100mV
4E
4F
9C
9E
00C5
Top/Bottom boot block indicator
0002/
0003
02h=bottom boot device 03h=top boot device
P/N:PM1076
REV. 1.8, FEB. 26, 2008
27
MX29LV640B T/B
ABSOLUTE MAXIMUM STRESS RATINGS
Surrounding Temperature with Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . -65oC to +125oC
Storage Temperature . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65oC to +150oC
Voltage Range
Vcc . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +4.0 V
RESET#, A9 and OE# . .. . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +12.5 V
The other pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.5 V to Vcc +0.5 V
Output Short Circuit Current (less than one second) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 mA
OPERATING TEMPERATURE AND VOLTAGE
Commercial (C) Grade
Surrounding Temperature (TA ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to +70°C
Industrial (I) Grade
Surrounding Temperature (TA ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C
VCC Supply Voltages
VCC range. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +2.7 V to 3.6 V
P/N:PM1076
REV. 1.8, FEB. 26, 2008
28
MX29LV640B T/B
DC CHARACTERISTICS
Symbol Description
Min
Typ
Max
± 1.0uA
35uA
Remark
Iilk
Input Leak
Iilk9
Iolk
Icr1
A9 Leak
A9=12.5V
Output Leak
Read Current(5MHz)
± 1.0uA
16mA
9mA
2mA
CE#=Vil,
OE#=Vih
Icr2
Icw
Read Current(1MHz)
Write Current
4mA
CE#=Vil,
OE#=Vih
26mA
30mA
CE#=Vil,
OE#=Vih,
WE#=Vil
Isb
Standby Current
Reset Current
0.2uA
0.2uA
15uA
15uA
Vcc=Vcc max,
other pin disable
Vcc=Vccmax,
Reset# enable,
other pin disable
Isbr
Isbs
Icp1
Sleep Mode Current
0.2uA
5mA
15uA
Accelerated Pgm Current,
WP#/Acc pin(Word/Byte)
Accelerated Pgm Current,
Vcc pin,(Word/Byte)
10mA
CE#=Vil,
OE#=Vih,
CE#=Vil,
OE#=Vih,
Icp2
15mA
30mA
Vil
Input LowVoltage
-0.5V
0.7xVcc
11.5V
0.8V
Vcc+0.3V
12.5V
Vih
Vhv
Input HighVoltage
Very HighVoltage for hardware
Protect/Unprotect/Accelerated
Program/Auto Select/Temporary
Unprotect
Vol
Output LowVoltage
0.45V
Iol=4.0mA
Voh1
Voh2
Ouput HighVoltage
0.85xVcc
Vcc-0.4V
Ioh1=-2mA
Ioh2=-100uA
Ouput HighVoltage
P/N:PM1076
REV. 1.8, FEB. 26, 2008
29
MX29LV640B T/B
SWITCHING TEST CIRCUITS
Vcc
R2
TESTED DEVICE
+3.3V
0.1uF
CL
R1
DIODES=IN3064
OR EQUIVALENT
R1=6.2K ohm
R2=2.7K ohm
Test Condition
Output Load : 1 TTL gate
Output Load Capacitance,CL :30pF
Rise/Fall Times : 5ns
In/Out reference levels :1.5V
SWITCHING TEST WAVEFORMS
3.0V
0.0V
1.5V
1.5V
Test Points
INPUT
OUTPUT
P/N:PM1076
REV. 1.8, FEB. 26, 2008
30
MX29LV640B T/B
AC CHARACTERISTICS
Symbol
Taa
Description
Min
Typ
Max
90/120
90/120
35/50
30/30
Unit
ns
Valid data output after address
Valid data output after CE# low
Valid data output after OE# low
Data output floating after OE# high
Output hold time from the earliest rising edge of address,
CE#, OE#
Tce
ns
Toe
ns
Tdf
ns
Toh
0
ns
Trc
Read period time
90/120
ns
ns
ns
ns
ns
ns
ns
us
ns
ns
ns
ns
ns
Twc
Tcwc
Tas
Write period time
90/120
Command write period time
Address setup time
90/120
0
45/50
45/50
0
Tah
Address hold time
Tds
Tdh
Tvcs
Tcs
Tch
Toes
Toeh
Toeh
Data setup time
Data hold time
Vcc setup time
50
0
Chip enable Setup time
Chip enable hold time
Output enable setup time
Read
0
0
0
Output enable hold time
Toggle &
10
Data# Polling
Tws
WE# setup time
0
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
us
us
us
sec
us
Twh
WE# hold time
Tcep
CE# pulse width
45/50
30
Tceph
Twp
CE# pulse width high
WE# pulse width
35/50
30
Twph
WE# pulse width high
Program/Erase active time by RY/BY#
Read recover time before write
Read recover time before write
Program operation
Tbusy
Tghwl
Tghel
Twhwh1
Twhwh1
Twhwh1
Twhwh2
Tbal
90
0
0
Byte
Word
9
11
7
Program operation
Acc Program operation(Word/Byte)
Sector Erase Operation
Sector Add hold time
1.6
50
P/N:PM1076
REV. 1.8, FEB. 26, 2008
31
MX29LV640B T/B
Figure 1. COMMANDWRITE OPERATION
Tcwc
Vih
CE#
Vil
Tch
Tcs
Vih
WE#
Vil
Toes
Twph
Twp
Vih
Vil
OE#
Vih
Vil
Addresses
VA
Tah
Tas
Tdh
Tds
Vih
Vil
Data
DIN
VA: Valid Address
P/N:PM1076
REV. 1.8, FEB. 26, 2008
32
MX29LV640B T/B
READ/RESET OPERATION
Figure 2. READTIMINGWAVEFORMS
Tce
Vih
CE#
Vil
Vih
WE#
Vil
Toeh
Tdf
Toe
Vih
OE#
Vil
Toh
Taa
Trc
Vih
ADD Valid
Addresses
Vil
HIGH Z
HIGH Z
Voh
Vol
Outputs
DATA Valid
P/N:PM1076
REV. 1.8, FEB. 26, 2008
33
MX29LV640B T/B
AC CHARACTERISTICS
Item
Trp1
Trp2
Trh
Description
Setup
MIN
Speed
10
Unit
us
RESET# Pulse Width (During Automatic Algorithms)
RESET# Pulse Width (NOT During Automatic Algorithms)
RESET# HighTime Before Read
MIN
MIN
MIN
MIN
MAX
500
50
ns
ns
Trb1
Trb2
Tready1
RY/BY# Recovery Time (to CE#, OE# go low)
RY/BY# RecoveryTime (to WE# go low)
RESET# PIN Low (During Automatic Algorithms)
to Read orWrite
0
ns
50
ns
20
us
Tready2
RESET# PIN Low (NOT During Automatic
Algorithms) to Read or Write
MAX
500
ns
Figure 3. RESET# TIMINGWAVEFORM
Trb1
CE#, OE#
WE#
Trb2
Tready1
RY/BY#
RESET#
Trp1
Reset Timing during Automatic Algorithms
CE#, OE#
RY/BY#
Trh
RESET#
Trp2
Tready2
Reset Timing NOT during Automatic Algorithms
P/N:PM1076
REV. 1.8, FEB. 26, 2008
34
MX29LV640B T/B
ERASE/PROGRAM OPERATION
Figure 4.AUTOMATIC CHIP ERASETIMINGWAVEFORM
CE#
Tch
Twp
WE#
Twph
Tcs
Tghwl
OE#
Last 2 Erase Command Cycle
Read Status
Tah
Twc
Tas
VA
2AAh
VA
SA
Address
Tds
Tdh
In
Progress
Complete
55h
10h
Data
Tbusy
Trb
RY/BY#
SA: 555h for chip erase
P/N:PM1076
REV. 1.8, FEB. 26, 2008
35
MX29LV640B T/B
Figure 5.AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART
START
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data 80H Address 555H
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data 10H Address 555H
Data# Polling Algorithm or
Toggle Bit Algorithm
NO
Data=FFh ?
YES
Auto Chip Erase Completed
P/N:PM1076
REV. 1.8, FEB. 26, 2008
36
MX29LV640B T/B
Figure 6. AUTOMATIC SECTOR ERASETIMINGWAVEFORM
Read Status
CE#
Tch
Twhwh2
Twp
WE#
Twph
Tcs
Tghwl
OE#
Tbal
Last 2 Erase Command Cycle
Twc
Tas
Sector
Sector
Sector
VA
VA
2AAh
Address
Address 0
Address 1
Address n
Tah
Tds Tdh
In
Progress
Complete
55h
30h
30h
30h
Data
Tbusy
Trb
RY/BY#
P/N:PM1076
REV. 1.8, FEB. 26, 2008
37
MX29LV640B T/B
Figure 7. AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART
START
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data 80H Address 555H
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data 30H Sector Address
NO
Last Sector
to Erase
YES
Data# Polling Algorithm or
Toggle Bit Algorithm
NO
Data=FFh
YES
Auto Sector Erase Completed
P/N:PM1076
REV. 1.8, FEB. 26, 2008
38
MX29LV640B T/B
Figure 8. ERASE SUSPEND/RESUME FLOWCHART
START
Write Data B0H
ERASE SUSPEND
NO
Toggle Bit checking Q6
not toggled
YES
Read Array or
Program
Reading or
NO
Programming End
YES
Write Data 30H
ERASE RESUME
Continue Erase
Another
NO
Erase Suspend ?
YES
P/N:PM1076
REV. 1.8, FEB. 26, 2008
39
MX29LV640B T/B
Figure 9. AUTOMATIC PROGRAMTIMINGWAVEFORMS
CE#
Tch
Twhwh1
Twp
WE#
Tcs
Twph
Tghwl
OE#
Last 2 Program Command Cycle
Tas
Last 2 Read Status Cycle
Tah
VA
VA
555h
PA
Address
Tdh
Tds
Status
A0h
PD
DOUT
Data
Tbusy
Trb
RY/BY#
Figure 10. Accelerated ProgramTiming Diagram
(11.5V ~ 12.5V)
Vhv
WP#/ACC
Vil or Vih
Vil or Vih
250nS
250nS
P/N:PM1076
REV. 1.8, FEB. 26, 2008
40
MX29LV640B T/B
Figure 11. CE# CONTROLLEDWRITETIMINGWAVEFORM
WE#
Twhwh1 or Twhwh2
Tcep
CE#
Tceph
Tghwl
OE#
Tah
Tas
VA
VA
555h
PA
Address
Tdh
Tds
Status
A0h
PD
DOUT
Data
Tbusy
RY/BY#
P/N:PM1076
REV. 1.8, FEB. 26, 2008
41
MX29LV640B T/B
Figure 12. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART
START
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data A0H Address 555H
Write Program Data/Address
Data# Polling Algorithm or
Toggle Bit Algorithm
next address
No
Read Again Data:
Program Data?
YES
No
Last Word to be
Programed
YES
Auto Program Completed
P/N:PM1076
REV. 1.8, FEB. 26, 2008
42
MX29LV640B T/B
SECTOR GROUP PROTECT/CHIP UNPROTECT
Figure 13. SECTOR GROUP PROTECT/CHIP UNPROTECTWAVEFORM (RESET# Control)
150uS: Sector Protect
1us
15mS: Chip Unprotect
CE#
WE#
OE#
Verification
40h
Status
VA
Data
60h
60h
VA
SA, A6
A1, A0
VA
Vhv
Vih
RESET#
VA: valid address
P/N:PM1076
REV. 1.8, FEB. 26, 2008
43
MX29LV640B T/B
Figure 14-1. IN-SYSTEM SECTOR GROUP PROTECTWITH RESET#=Vhv
START
Retry count=0
RESET#=Vhv
Wait 1us
Temporary Unprotect Mode
No
First CMD=60h?
Yes
Write Sector Address
with [A6,A1,A0]:[0,1,0]
data: 60h
Wait 150us
Reset
PLSCNT=1
Write Sector Address
with [A6,A1,A0]:[0,1,0]
data: 40h
Retry Count +1
Read at Sector Address
with [A6,A1,A0]:[0,1,0]
No
No
Data=01h?
Yes
Retry Count=25?
Yes
Device fail
Yes
Protect another
sector?
No
Temporary Unprotect Mode
RESET#=Vih
Write RESET CMD
Sector Protect Done
P/N:PM1076
REV. 1.8, FEB. 26, 2008
44
MX29LV640B T/B
Figure 14-2. CHIP UNPROTECT ALGORITHMSWITH RESET#=Vhv
START
Retry count=0
RESET#=Vhv
Wait 1us
Temporary Unprotect
No
First CMD=60h?
Yes
No
All sectors
protected?
Protect All Sectors
Yes
Write [A6,A1,A0]:[1,1,0]
data: 60h
Wait 15ms
Write [A6,A1,A0]:[1,1,0]
data: 40h
Retry Count +1
Read [A6,A1,A0]:[1,1,0]
No
No
Retry Count=1000?
Data=00h?
Yes
Yes
Device fail
Temporary Unprotect
Write reset CMD
Chip Unprotect Done
P/N:PM1076
REV. 1.8, FEB. 26, 2008
45
MX29LV640B T/B
Table 5.TEMPORARY SECTOR GROUP UNPROTECT
Parameter Alt
Description
Condition Speed
Unit
ns
Trpvhh
Tvhhwl
Tvidr
Trsp
RESET# Rise Time to Vhv and Vhv Fall Time to RESET#
RESET# Vhv to WE# Low
MIN
MIN
500
4
us
Figure 15.TEMPORARY SECTOR GROUP UNPROTECTWAVEFORMS
Program or Erase Command Sequence
CE#
WE#
Tvhhwl
RY/BY#
Vhv 12V
RESET#
0 or Vih
Vil or Vih
Trpvhh
Trpvhh
P/N:PM1076
REV. 1.8, FEB. 26, 2008
46
MX29LV640B T/B
Figure 16.TEMPORARY SECTOR GROUP UNPROTECT FLOWCHART
Start
Apply Reset# pin Vhv Volt
Enter Program or Erase Mode
Mode Operation Completed
(1) Remove Vhv Volt from Reset#
(2) RESET# = Vih
Completed Temporary Sector
Unprotected Mode
Notes:
1.Temporary unprotect all protected sectorsVhv=11.5~12.5V.
2.After leaving temporary unprotect mode, the previously protected sectors are again protected.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
47
MX29LV640B T/B
Figure 17. SILICON ID READTIMINGWAVEFORM
Vih
CE#
Vil
Tce
Vih
WE#
Vil
Toe
Vih
OE#
Vil
Tdf
Toh
Toh
Vhv
Vih
A9
Vil
Vih
A0
Vil
Taa
Taa
Vih
A1
Vil
Vih
ADD
Vil
Vih
DATA
Q0-Q7
DATA OUT
00C2H
DATA OUT
Vil
22C9H (TOP boot)
22CBH (Bottom boot)
P/N:PM1076
REV. 1.8, FEB. 26, 2008
48
MX29LV640B T/B
WRITE OPERATION STATUS
Figure 18. DATA# POLLINGTIMINGWAVEFORMS (DURING AUTOMATIC ALGORITHMS)
Tce
CE#
Tch
WE#
Toe
OE#
Toeh
Tdf
Trc
VA
VA
Address
Taa
Toh
High Z
High Z
Complement
Status Data
Status Data
True
True
Valid Data
Valid Data
Q7
Q0-Q6
Status Data
Tbusy
RY/BY#
P/N:PM1076
REV. 1.8, FEB. 26, 2008
49
MX29LV640B T/B
Figure 19. DATA# POLLING ALGORITHM
Start
Read Q7~Q0 at valid address
(Note 1)
No
Q7 = Data# ?
Yes
No
Q5 = 1 ?
Yes
Read Q7~Q0 at valid address
No
Q7 = Data# ?
(Note 2)
Yes
FAIL
Pass
Notes:
1. For programming, valid address means program address.
For erasing, valid address means erase sectors address.
2. Q7 should be rechecked even Q5="1" because Q7 may change simultaneously with Q5.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
50
MX29LV640B T/B
Figure 20.TOGGLE BIT TIMINGWAVEFORMS (DURING AUTOMATIC ALGORITHMS)
Tce
CE#
Tch
WE#
OE#
Toe
Toeh
Tdf
Trc
VA
VA
VA
VA
Address
Taa
Toh
Valid Status
(second read)
Valid Status
(first read)
Valid Data
Valid Data
Q6/Q2
(stops toggling)
Tbusy
RY/BY#
VA : Valid Address
P/N:PM1076
REV. 1.8, FEB. 26, 2008
51
MX29LV640B T/B
Figure 21.TOGGLE BIT ALGORITHM
Start
Read Q7-Q0 Twice
(Note 1)
NO
Q6 Toggle ?
YES
NO
Q5 = 1?
YES
Read Q7~Q0 Twice
NO
Q6 Toggle ?
YES
PGM/ERS fail
Write Reset CMD
PGM/ERS Complete
Notes:
1. Read toggle bit twice to determine whether or not it is toggling.
2. Recheck toggle bit because it may stop toggling as Q5 changes to "1".
P/N:PM1076
REV. 1.8, FEB. 26, 2008
52
MX29LV640B T/B
AC CHARACTERISTICS
WORD/BYTE CONFIGURATION (BYTE#)
Parameter
Description
Speed
-90
5
Unit
Telfl/Telfh
Tflqz
CE# to BYTE# from L/H
MAX
MAX
MIN
ns
ns
ns
BYTE# from L to Output Hiz
BYTE# from H to Output Active
30
Tfhqv
90
Figure 22. BYTE# TIMINGWAVEFORM FOR READ OPERATIONS (BYTE# switching from byte mode to word
mode)
CE#
OE#
Telfh
BYTE#
DOUT
(Q0-Q7)
DOUT
(Q0-Q14)
Q0~Q14
Q15/A-1
DOUT
(Q15)
VA
Tfhqv
P/N:PM1076
REV. 1.8, FEB. 26, 2008
53
MX29LV640B T/B
RECOMMENDED OPERATING CONDITIONS
At Device Power-Up
AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device power-up.
If the timing in the figure is ignored, the device may not operate correctly.
Vcc(min)
Vcc
GND
Tvr
Tvcs
Tf
Tce
Tr
Vih
Vil
CE#
WE#
OE#
Vih
Vil
Tf
Toe
Tr
Vih
Vil
Taa
Tr or Tf
Tr or Tf
Vih
Vil
Valid
Address
ADDRESS
Voh
Vol
High Z
Valid
Ouput
DATA
Vih
Vil
WP#/ACC
Figure A. ACTiming at Device Power-Up
Symbol
Parameter
Min.
Max.
Unit
Tvr
Tr
Vcc Rise Time
20
500000
20
us/V
us/V
us/V
Input Signal RiseTime
Input Signal Fall Time
Tf
20
P/N:PM1076
REV. 1.8, FEB. 26, 2008
54
MX29LV640B T/B
ERASE AND PROGRAMMING PERFORMANCE
LIMITS
PARAMETER
MIN.
TYP.
45
MAX.
UNITS
sec
sec
Cycles
sec
sec
us
Chip Erase Time
Sector Erase Time
0.9
15
Erase/Program Cycles
Chip Programming Time
100,000
Byte Mode
Word Mode
50
45
7
160
140
210
360
300
Accelerated Byte/Word Program Time
Word Program Time
11
9
us
Byte Programming Time
us
LATCH-UP CHARACTERISTICS
MIN.
-1.0V
MAX.
Input Voltage voltage difference with GND on all pins except I/O pins
Input Voltage voltage difference with GND on all I/O pins
Vcc Current
12.5V
Vcc + 1.0V
+100mA
-1.0V
-100mA
All pins included except Vcc. Test conditions: Vcc = 3.0V, one pin per testing
TSOP PIN CAPACITANCE
Parameter Symbol
Parameter Description
Control Pin Capacitance
Output Capacitance
Input Capacitance
Test Set
VIN=0
TYP
MAX
9
UNIT
pF
CIN2
COUT
CIN
7.5
8.5
6
VOUT=0
VIN=0
12
pF
7.5
pF
P/N:PM1076
REV. 1.8, FEB. 26, 2008
55
MX29LV640B T/B
ORDERING INFORMATION
PART NO.
ACCESS TIME
Ball Pitch/
Ball size
PACKAGE
Remark
(ns)
90
MX29LV640BTMC-90G
MX29LV640BBMC-90G
MX29LV640BTTC-90G
MX29LV640BBTC-90G
MX29LV640BTXEC-90G
MX29LV640BBXEC-90G
44 Pin SOP
Pb-free
Pb-free
Pb-free
Pb-free
Pb-free
Pb-free
90
44 Pin SOP
90
48 Pin TSOP(Normal Type)
48 Pin TSOP(Normal Type)
48 Ball CSP
90
90
0.8mm/0.4mm
0.8mm/0.4mm
90
48 Ball CSP
Note 1:The part no. is not recommended for new design in.
P/N:PM1076
REV. 1.8, FEB. 26, 2008
56
MX29LV640B T/B
PART NAME DESCRIPTION
MX 29 LV 640 B T T C 90 G
OPTION:
G: Lead-free package
SPEED:
90: 90ns
TEMPERATURE RANGE:
C: Commercial (0˚CC to 70˚ C
PACKAGE:
M:SOP
T: TSOP
X: FBGA (CSP)
XE - 0.4mm Ball
BOOT BLOCK TYPE:
T: Top Boot
B: Bottom Boot
REVISION:
B
DENSITY & MODE:
640: 64M x8/x16 Boot Block
TYPE:
LV: 3V
DEVICE:
29:Flash
P/N:PM1076
REV. 1.8, FEB. 26, 2008
57
MX29LV640B T/B
PACKAGE INFORMATION
P/N:PM1076
REV. 1.8, FEB. 26, 2008
58
MX29LV640B T/B
P/N:PM1076
REV. 1.8, FEB. 26, 2008
59
MX29LV640B T/B
REVISION HISTORY
Revision No. Description
Page
P1
P4
P38
All
All
P55
P61
P1,56
P24
P41
Date
1.0
1.1
1.2
1.3
1.4
1.5
1.6
1.7
1. Removed "Preliminary"
MAR/08/2005
MAR/22/2005
SEP/07/2005
AUG/15/2006
AUG/17/2006
OCT/30/2006
NOV/06/2006
JAN/24/2007
1. Added "BYTE#" in Pin Description & Logic Symbol
1. Modified "RESET# TIMING WAVEFORM"
1. Datasheet format changed
1. Data modification
1. Chip Erase Time modification
1. Added statement
1. Added recommedation for non RoHS compliant devices
2. Modified sector erase resume: 400uS --> 4mS
1. Modified Figure 11. CE# Controlled Write Timing Waveform
1.8
FEB/26/2008
P/N:PM1076
REV. 1.8, FEB. 26, 2008
60
MX29LV640B T/B
Macronix's products are not designed, manufactured, or intended for use for any high risk applications in which the failure
of a single component could cause death, personal injury, severe physical damage, or other substantial harm to persons or
property, such as life-support systems, high temperature automotive, medical, aircraft and military application. Macronix
and its suppliers will not be liable to you and/or any third party for any claims, injuries or damages that may be incurred due
to use of Macronix's products in the prohibited applications.
MACRONIX INTERNATIONALCO., LTD.
Taipei Office
Headquarters
Macronix, Int'l Co., Ltd.
Macronix, Int'l Co., Ltd.
16, Li-Hsin Road, Science Park,
Hsinchu, Taiwan, R.O.C.
Tel: +886-3-5786688
19F, 4, Min-Chuan E. Road, Sec. 3,
Taipei, Taiwan, R.O.C.
Tel: +886-2-2509-3300
Fax: +886-2-2509-2200
Fax: +886-3-5632888
Macronix EuropeN.V.
MacronixAmerica, Inc.
680 North McCarthy Blvd.
Milpitas, CA 95035, U.S.A.
Tel: +1-408-262-8887
Koningin Astridlaan 59, Bus 1
1780 Wemmel Belgium
Tel: +32-2-456-8020
Fax: +32-2-456-8021
Fax: +1-408-262-8810
Email: sales.northamerica@macronix.com
Macronix Japan Cayman Islands Ltd.
NKF Bldg. 5F, 1-2 Higashida-cho,
Kawasaki-ku Kawasaki-shi,
Kanagawa Pref. 210-0005, Japan
Tel: +81-44-246-9100
Singapore Office
Macronix Pte. Ltd.
1 Marine Parade Central
#11-03 Parkway Centre
Singapore 449408
Tel: +65-6346-5505
Fax: +65-6348-8096
Fax: +81-44-246-9105
Macronix (Hong Kong) Co., Limited.
702-703, 7/F, Building 9,
Hong Kong Science Park,
5 Science Park West Avenue, Sha Tin, N.T.
Tel: +86-852-2607-4289
Fax: +86-852-2607-4229
http : //www.macronix.com
MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.
61
相关型号：
©2020 ICPDF网 联系我们和版权申明