74AHCT32D-Q100 [NEXPERIA]

Quad 2-input OR gate;


型号：	74AHCT32D-Q100
厂家：	Nexperia
描述：	Quad 2-input OR gate 光电二极管逻辑集成电路
文件：	总15页 (文件大小：705K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

Rev. 1 — 26 March 2013

Product data sheet

1. General description

The 74AHC32-Q100; 74AHCT32-Q100 is a high-speed Si-gate CMOS device and is pin

compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with

JEDEC standard No. 7-A.

The 74AHC32-Q100; 74AHCT32-Q100 provides the 2-input OR function.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

 Automotive product qualification in accordance with AEC-Q100 (Grade 1)

 Specified from 40 C to +85 C and from 40 C to +125 C

 Balanced propagation delays

 All inputs have Schmitt-trigger actions

 Inputs accept voltages higher than V_CC

 Input levels:

 For 74AHC32-Q100: CMOS level

 For 74AHCT32-Q100: TTL level

 ESD protection:

 MIL-STD-883, method 3015 exceeds 2000 V

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )

 Multiple package options

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

3. Ordering information

Table 1.

Ordering information

Type number

Package

Temperature range Name

Description

Version

74AHC32-Q100

74AHC32D-Q100

40 C to +125 C

SO14

plastic small outline package; 14 leads;

body width 3.9 mm

SOT108-1

74AHC32PW-Q100 40 C to +125 C

74AHC32BQ-Q100 40 C to +125 C

TSSOP14

plastic thin shrink small outline package; 14 leads; SOT402-1

body width 4.4 mm

DHVQFN14 plastic dual in-line compatible thermal enhanced

very thin quad flat package; no leads;

SOT762-1

14 terminals; body 2.5  3  0.85 mm

74AHCT32-Q100

74AHCT32D-Q100

40 C to +125 C

SO14

plastic small outline package; 14 leads;

body width 3.9 mm

SOT108-1

74AHCT32PW-Q100 40 C to +125 C

74AHCT32BQ-Q100 40 C to +125 C

TSSOP14

plastic thin shrink small outline package; 14 leads; SOT402-1

body width 4.4 mm

DHVQFN14 plastic dual in-line compatible thermal enhanced

very thin quad flat package; no leads;

SOT762-1

14 terminals; body 2.5  3  0.85 mm

4. Functional diagram

≥1

4Y 11

mna242

mna243

Fig 1. Logic symbol

Fig 2. IEC logic symbol

mna241

Fig 3. Logic diagram (one gate)

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

2 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

5. Pinning information

5.1 Pinning

ꢀꢁꢂꢃꢄꢅꢆꢇꢈꢉꢊꢋꢋ

ꢀꢁꢂꢃꢄꢅꢆꢇꢈꢉꢊꢋꢋꢌ

ꢙꢘꢓ#ꢝꢕꢔ$ꢚꢀ

ꢝꢕ%ꢘ&ꢚꢔꢓꢘꢔ

ꢀ

ꢇ

ꢈ

ꢅ

ꢌ

ꢍ

ꢎ

ꢀꢅ

ꢀꢈ

ꢀꢇ

ꢀꢀ

ꢀꢐ

ꢑ

ꢀꢁ

ꢀꢄ

ꢂ

ꢃꢃ

ꢅꢄ

ꢅꢁ

ꢅꢆ

ꢈꢄ

ꢈꢁ

ꢈꢆ

ꢇ

ꢈ

ꢅ

ꢌ

ꢍ

ꢀꢈ

ꢀꢇ

ꢀꢀ

ꢀꢐ

ꢑ

ꢀꢄ

ꢀꢆ

ꢇꢁ

ꢇꢄ

ꢇꢆ

ꢅꢄ

ꢅꢁ

ꢅꢆ

ꢈꢄ

ꢈꢁ

ꢀꢆ

ꢇꢁ

!ꢀ"

ꢉꢊꢋ

ꢇꢄ

ꢇꢆ

ꢀꢀꢀꢁꢂꢂꢃꢄꢃꢃ

ꢏ

ꢉꢊꢋ

ꢒꢓꢔꢕꢖꢗꢔꢓꢘꢕꢙꢚꢙꢛꢗꢚꢜꢝꢘ

ꢀꢀꢀꢁꢂꢂꢃꢄꢃꢅ

(1) This is not a supply pin. The substrate is attached to this

pad using conductive die attach material. There is no

electrical or mechanical requirement to solder this pad.

However, if it is soldered, the solder land should remain

floating or be connected to GND.

Fig 4. Pin configuration SO14 and TSSOP14

Fig 5. Pin configuration DHVQFN14

5.2 Pin description

Table 2.

Symbol

Pin description

Description

data input

data output

data input

data output

ground (0 V)

data output

data input

GND

data input

data output

data input

V_CC

supply voltage

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

3 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

6. Functional description

Table 3.

Function table^[1]

Input

Output

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don’t care.

7. Limiting values

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol Parameter

Conditions

Min

0.5

20

25

Max

+7.0

Unit

V_CC

V_I

supply voltage

input voltage

[1]

I_IK

input clamping current

output clamping current

output current

V_I< 0.5 V

C

I_OK

I_O

V_O< 0.5 V or V_O> V_CC+ 0.5 V

V_O= 0.5 V to (V_CC+ 0.5 V)

+20

+25

+75

I_CC

I_GND

T_stg

P_tot

supply current

ground current

75

65

storage temperature

total power dissipation

+150

500

[2]

T_amb= 40 C to +125 C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO14 packages: above 70 C the value of P_totderates linearly at 8 mW/K.

For TSSOP14 packages: above 60 C the value of P_totderates linearly at 5.5 mW/K.

For DHVQFN14 packages: above 60 C the value of P_totderates linearly at 4.5 mW/K.

8. Recommended operating conditions

Table 5.

Operating conditions

Symbol Parameter

74AHC32-Q100

Conditions

Min

Typ

Max

Unit

V_CC

V_I

supply voltage

2.0

5.0

5.5

input voltage

5.5

V_O

output voltage

V_CC

+125

100

T_amb

t/V

ambient temperature

input transition rise and fall rate

40

+25

C

ns/V

V_CC= 3.0 V to 3.6 V

V_CC= 4.5 V to 5.5 V

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

4 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

Table 5.

Operating conditions …continued

Symbol Parameter

74AHCT32-Q100

Conditions

Min

Typ

Max

Unit

V_CC

V_I

supply voltage

4.5

5.0

5.5

input voltage

5.5

V_O

output voltage

V_CC

+125

T_amb

t/V

ambient temperature

input transition rise and fall rate

40

+25

C

ns/V

V_CC= 4.5 V to 5.5 V

9. Static characteristics

Table 6.

Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol Parameter

Conditions

25 C

Min Typ

40 C to +85 C 40 C to +125 C Unit

Max

Min

Max

Min

Max

74AHC32-Q100

V_IH

HIGH-level

input voltage

V_CC= 2.0 V

1.5

V_CC= 3.0 V

2.1

V_CC= 5.5 V

3.85

V_IL

LOW-level

input voltage

V_CC= 2.0 V

0.5

0.9

1.65

0.5

0.9

1.65

0.5

0.9

1.65

V_CC= 3.0 V

V_CC= 5.5 V

V_OH

HIGH-level

V_I= V_IHor V_IL

output voltage

I_O= 50 A; V_CC= 2.0 V

I_O= 50 A; V_CC= 3.0 V

I_O= 50 A; V_CC= 4.5 V

1.9

2.9

4.4

2.0

3.0

4.5

1.9

2.9

1.9

2.9

4.4

I_O= 4.0 mA; V_CC= 3.0 V 2.58

I_O= 8.0 mA; V_CC= 4.5 V 3.94

V_I= V_IHor V_IL

2.48

3.80

2.40

3.70

V_OL

LOW-level

output voltage

I_O= 50 A; V_CC= 2.0 V

I_O= 50 A; V_CC= 3.0 V

I_O= 50 A; V_CC= 4.5 V

I_O= 4.0 mA; V_CC= 3.0 V

I_O= 8.0 mA; V_CC= 4.5 V

0.1

0.36

0.1

0.44

1.0

0.55

2.0

I_I

input leakage V_I= 5.5 V or GND;

current _CC= 0 V to 5.5 V

A

I_CC

C_I

C_O

supply current V_I= V_CCor GND; I_O= 0 A;

V_CC= 5.5 V

2.0

A

input

V_I= V_CCor GND

capacitance

output

capacitance

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

5 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

Table 6.

Static characteristics …continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol Parameter

Conditions

25 C

Min Typ

40 C to +85 C 40 C to +125 C Unit

Max

Min

Max

Min

Max

74AHCT32-Q100

V_IH

V_IL

HIGH-level

input voltage

V_CC= 4.5 V to 5.5 V

2.0

LOW-level

0.8

input voltage

V_OH

HIGH-level

output voltage

V_I= V_IHor V_IL; V_CC= 4.5 V

I_O= 50 A

4.4

4.5

4.4

I_O= 8.0 mA

3.94

3.80

3.70

V_OL

LOW-level

output voltage

V_I= V_IHor V_IL; V_CC= 4.5 V

I_O= 50 A

0.1

0.36

0.1

0.44

1.0

0.1

0.55

2.0

I_O= 8.0 mA

I_I

input leakage V_I= 5.5 V or GND;

current V_CC= 0 V to 5.5 V

A

I_CC

I_CC

supply current V_I= V_CCor GND; I_O= 0 A;

V_CC= 5.5 V

2.0

A

additional

per input pin;

1.35

1.5

supply current V_I= V_CC 2.1 V; other pins

at V_CCor GND; I_O= 0 A;

V_CC= 4.5 V to 5.5 V

C_I

input

capacitance

V_I= V_CCor GND

C_O

output

capacitance

10. Dynamic characteristics

Table 7.

Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.

Symbol Parameter Conditions

74AHC32-Q100

25 C

Min Typ^[1]Max

40 C to +85 C 40 C to +125 C Unit

Min

Max

Min

Max

[2]

t_pd

propagation nA, nB to nY; see Figure 6

delay

V_CC= 3.0 V to 3.6 V

C_L= 15 pF

3.9

5.6

7.9

1.0

9.5

1.0

10.0

14.5

C_L= 50 pF

11.4

V_CC= 4.5 V to 5.5 V

C_L= 15 pF

2.8

4.1

5.5

7.5

1.0

6.5

8.5

1.0

7.0

9.5

C_L= 50 pF

[3]

C_PD

power

f_i= 1 MHz; V_I= GND to V_CC

dissipation

capacitance

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

6 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

Table 7.

Dynamic characteristics …continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.

Symbol Parameter Conditions

25 C

40 C to +85 C 40 C to +125 C Unit

Min Typ^[1]Max

Min

Max

Min

Max

74AHCT32-Q100; V_CC= 4.5 V to 5.5 V

[2]

[3]

t_pd

propagation nA, nB to nY; see Figure 6

delay

C_L= 15 pF

3.1

4.3

6.9

7.9

1.0

8.0

9.0

1.0

9.0

10.0

C_L= 50 pF

C_PD

power

f_i= 1 MHz; V_I= GND to V_CC

dissipation

capacitance

[1] Typical values are measured at nominal supply voltage (V_CC= 3.3 V and V_CC= 5.0 V).

[2] t_pdis the same as t_PLHand t_PHL

[3] C_PDis used to determine the dynamic power dissipation (P_Din W).

P_D= C_PD V_CC² f_i N + (C_L V_CC² f_o) where:

f_i= input frequency in MHz;

f_o= output frequency in MHz;

C_L= output load capacitance in pF;

V_CC= supply voltage in V;

N = number of inputs switching;

(C_L V_CC² f_o) = sum of the outputs.

11. Waveforms

nA, nB input

GND

PLH

PHL

nY output

mna224

Measurement points are given in Table 8.

_OLand V_OHare typical voltage output levels that occur with the output load.

Fig 6. Input to output propagation delays

Table 8.

Type

Measurement points

Input

V_M

Output

V_M

74AHC32-Q100

74AHCT32-Q100

0.5  V_CC

1.5 V

0.5  V_CC

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

7 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

90 %

negative

pulse

10 %

GND

90 %

positive

pulse

10 %

GND

DUT

001aah768

Test data is given in Table 9.

Definitions test circuit:

R_T= termination resistance should be equal to output impedance Z_oof the pulse generator.

C_L= load capacitance including jig and probe capacitance.

Fig 7. Test circuit for measuring switching times

Table 9.

Type

Test data

Input

V_I

Load

Test

t_r, t_f

C_L

74AHC32-Q100

74AHCT32-Q100

V_CC

3.0 V

 3.0 ns

15 pF, 50 pF

t_PLH, t_PHL

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

8 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

12. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1

(A )

pin 1 index

detail X

2.5

scale

5 mm

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

(1)

UNIT

max.

0.25

0.10

1.45

1.25

0.49

0.36

0.25

0.19

8.75

8.55

4.0

3.8

6.2

5.8

1.0

0.4

0.7

0.6

0.7

0.3

1.75

1.27

0.05

1.05

0.25

0.01

0.25

0.1

0.25

0.01

8^o

0^o

0.010 0.057

0.004 0.049

0.019 0.0100 0.35

0.014 0.0075 0.34

0.16

0.15

0.244

0.228

0.039 0.028

0.016 0.024

0.028

0.012

inches

0.041

0.01 0.004

0.069

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

REFERENCES

OUTLINE

EUROPEAN

PROJECTION

ISSUE DATE

VERSION

IEC

JEDEC

JEITA

99-12-27

03-02-19

SOT108-1

076E06

MS-012

Fig 8. Package outline SOT108-1 (SO14)

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

9 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1

(A )

pin 1 index

detail X

2.5

5 mm

scale

DIMENSIONS (mm are the original dimensions)

(1)

(2)

(1)

UNIT

max.

8^o

0^o

0.15

0.05

0.95

0.80

0.30

0.19

0.2

0.1

5.1

4.9

4.5

4.3

6.6

6.2

0.75

0.50

0.4

0.3

0.72

0.38

1.1

0.65

0.25

0.2

0.13

0.1

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

REFERENCES

OUTLINE

EUROPEAN

PROJECTION

ISSUE DATE

VERSION

IEC

JEDEC

JEITA

99-12-27

03-02-18

SOT402-1

MO-153

Fig 9. Package outline SOT402-1 (TSSOP14)

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

10 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;

14 terminals; body 2.5 x 3 x 0.85 mm

SOT762-1

detail X

terminal 1

index area

terminal 1

index area

2.5

5 mm

scale

DIMENSIONS (mm are the original dimensions)

(1)

UNIT

max.

0.05 0.30

0.00 0.18

3.1

2.9

1.65

1.35

2.6

2.4

1.15

0.85

0.5

0.3

0.05

0.1

0.2

0.5

0.1

0.05

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

REFERENCES

OUTLINE

EUROPEAN

PROJECTION

ISSUE DATE

VERSION

IEC

JEDEC

JEITA

02-10-17

03-01-27

SOT762-1

- - -

MO-241

- - -

Fig 10. Package outline SOT762-1 (DHVQFN14)

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

11 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

13. Abbreviations

Table 10. Abbreviations

Acronym

CDM

CMOS

DUT

Description

Charged Device Model

Complementary Metal-Oxide Semiconductor

Device Under Test

ESD

ElectroStatic Discharge

Human Body Model

HBM

LSTTL

MIL

Low-power Schottky Transistor-Transistor Logic

Military

Machine Model

14. Revision history

Table 11. Revision history

Document ID

Release date

Data sheet status

Change notice

Supersedes

74AHC_AHCT32_Q100 v.1 20130326

Product data sheet

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

12 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

15. Legal information

15.1 Data sheet status

Document status^[1][2]

Product status^[3]

Development

Definition

Objective [short] data sheet

This document contains data from the objective specification for product development.

This document contains data from the preliminary specification.

This document contains the product specification.

Preliminary [short] data sheet Qualification

Product [short] data sheet Production

[1]

[2]

[3]

Please consult the most recently issued document before initiating or completing a design.

The term ‘short data sheet’ is explained in section “Definitions”.

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status

information is available on the Internet at URL http://www.nexperia.com.

Suitability for use in automotive applications — This Nexperia

product has been qualified for use in automotive

15.2 Definitions

applications. Unless otherwise agreed in writing, the product is not designed,

authorized or warranted to be suitable for use in life support, life-critical or

safety-critical systems or equipment, nor in applications where failure or

malfunction of a Nexperia product can reasonably be expected

to result in personal injury, death or severe property or environmental

damage. Nexperia and its suppliers accept no liability for

inclusion and/or use of Nexperia products in such equipment or

applications and therefore such inclusion and/or use is at the customer's own

risk.

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of

use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is intended

for quick reference only and should not be relied upon to contain detailed and

full information. For detailed and full information see the relevant full data

sheet, which is available on request via the local Nexperia sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. Nexperia makes no

representation or warranty that such applications will be suitable for the

specified use without further testing or modification.

Customers are responsible for the design and operation of their applications

and products using Nexperia products, and Nexperia

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however,

shall an agreement be valid in which the Nexperia product is

deemed to offer functions and qualities beyond those described in the

Product data sheet.

accepts no liability for any assistance with applications or customer product

design. It is customer’s sole responsibility to determine whether the Nexperia

product is suitable and fit for the customer’s applications and

products planned, as well as for the planned application and use of

customer’s third party customer(s). Customers should provide appropriate

design and operating safeguards to minimize the risks associated with their

applications and products.

Nexperia does not accept any liability related to any default,

15.3 Disclaimers

damage, costs or problem which is based on any weakness or default in the

customer’s applications or products, or the application or use by customer’s

third party customer(s). Customer is responsible for doing all necessary

testing for the customer’s applications and products using Nexperia

products in order to avoid a default of the applications and

Limited warranty and liability — Information in this document is believed to

be accurate and reliable. However, Nexperia does not give any

representations or warranties, expressed or implied, as to the accuracy or

completeness of such information and shall have no liability for the

consequences of use of such information. Nexperia takes no

responsibility for the content in this document if provided by an information

source outside of Nexperia.

the products or of the application or use by customer’s third party

customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in

the Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those given in

the Recommended operating conditions section (if present) or the

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

In no event shall Nexperia be liable for any indirect, incidental,

punitive, special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal or

replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason

whatsoever, Nexperia’s aggregate and cumulative liability towards

customer for the products described herein shall be limited in accordance

with the Terms and conditions of commercial sale of Nexperia.

Terms and conditions of commercial sale — Nexperia

products are sold subject to the general terms and conditions of commercial

sale, as published at http://www.nexperia.com/profile/terms, unless otherwise

agreed in a valid written individual agreement. In case an individual

agreement is concluded only the terms and conditions of the respective

agreement shall apply. Nexperia hereby expressly objects to

applying the customer’s general terms and conditions with regard to the

purchase of Nexperia products by customer.

Right to make changes — Nexperia reserves the right to make

changes to information published in this document, including without

limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior

to the publication hereof.

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

13 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

No offer to sell or license — Nothing in this document may be interpreted or

construed as an offer to sell products that is open for acceptance or the grant,

conveyance or implication of any license under any copyrights, patents or

other industrial or intellectual property rights.

Translations — A non-English (translated) version of a document is for

reference only. The English version shall prevail in case of any discrepancy

between the translated and English versions.

Export control — This document as well as the item(s) described herein

may be subject to export control regulations. Export might require a prior

authorization from competent authorities.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks

are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

74AHC_AHCT32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 26 March 2013

14 of 15

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate

17. Contents

General description. . . . . . . . . . . . . . . . . . . . . . 1

Features and benefits . . . . . . . . . . . . . . . . . . . . 1

Ordering information. . . . . . . . . . . . . . . . . . . . . 2

Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2

5.1

5.2

Pinning information. . . . . . . . . . . . . . . . . . . . . . 3

Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3

Functional description . . . . . . . . . . . . . . . . . . . 4

Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4

Recommended operating conditions. . . . . . . . 4

Static characteristics. . . . . . . . . . . . . . . . . . . . . 5

Dynamic characteristics . . . . . . . . . . . . . . . . . . 6

Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9

Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 12

Revision history. . . . . . . . . . . . . . . . . . . . . . . . 12

Legal information. . . . . . . . . . . . . . . . . . . . . . . 13

Data sheet status . . . . . . . . . . . . . . . . . . . . . . 13

Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 14

15.1

15.2

15.3

15.4

Contact information. . . . . . . . . . . . . . . . . . . . . 14

Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 26 March 2013

74AHCT32D-Q100 [NEXPERIA]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E