74AUP1G74GN [NEXPERIA]
Low-power D-type flip-flop with set and reset; positive-edge triggerProduction;
| 型号： | 74AUP1G74GN |
| 厂家： | 
Nexperia |
| 描述： | Low-power D-type flip-flop with set and reset; positive-edge triggerProduction |
| 文件： | 总26页 (文件大小：345K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74AUP1G74
Low-power D-type flip-flop with set and reset;
positive-edge trigger
Rev. 14 — 14 July 2023
Product data sheet
1. General description
The 74AUP1G74 is a single positive edge triggered D-type flip-flop with individual data (D),
clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the
D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will
be stored in the flip-flop and appear at the Q output.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device ensures very low static and dynamic power consumption across the entire VCC range
from 0.8 V to 3.6 V.
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry
disables the output, preventing the potentially damaging backflow current through the device when
it is powered down.
2. Features and benefits
•
Wide supply voltage range from 0.8 V to 3.6 V
•
•
•
•
•
•
•
•
CMOS low power dissipation
High noise immunity
Overvoltage tolerant inputs to 3.6 V
Low static power consumption; ICC = 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial Power-down mode operation
Complies with JEDEC standards:
•
•
•
•
•
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8C (2.7 V to 3.6 V)
•
ESD protection:
•
•
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
•
•
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
Name
Description
Version
74AUP1G74DC -40 °C to +125 °C
74AUP1G74GT -40 °C to +125 °C
74AUP1G74GF -40 °C to +125 °C
74AUP1G74GN -40 °C to +125 °C
74AUP1G74GS -40 °C to +125 °C
74AUP1G74GX -40 °C to +125 °C
VSSOP8 plastic very thin shrink small outline package; 8 leads; SOT765-1
body width 2.3 mm
XSON8
XSON8
XSON8
XSON8
plastic extremely thin small outline package; no leads; SOT833-1
8 terminals; body 1 × 1.95 × 0.5 mm
extremely thin small outline package; no leads;
8 terminals; body 1.35 × 1 × 0.5 mm
SOT1089
SOT1116
SOT1203
SOT1233-2
extremely thin small outline package; no leads;
8 terminals; body 1.2 × 1.0 × 0.35 mm
extremely thin small outline package; no leads;
8 terminals; body 1.35 × 1.0 × 0.35 mm
X2SON8 plastic thermal enhanced extremely thin
small outline package; no leads; 8 terminals;
body 1.35 × 0.8 × 0.32 mm
4. Marking
Table 2. Marking codes
Type number
Marking code[1]
74AUP1G74DC
74AUP1G74GT
74AUP1G74GF
74AUP1G74GN
74AUP1G74GS
74AUP1G74GX
p74
p74
54
54
54
54
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
2 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
5. Functional diagram
SD
SD
Q
Q
D
Q
Q
D
CP
S
CP
FF
C1
1D
R
RD
RD
001aah725
001aah726
Fig. 1. Logic symbol
Fig. 2. IEC logic symbol
Q
C
C
C
C
C
D
Q
C
RD
SD
CP
001aae087
C
C
Fig. 3. Logic diagram
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
3 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
6. Pinning information
6.1. Pinning
74AUP1G74
CP
D
1
2
3
4
8
7
6
5
V
CC
SD
RD
Q
74AUP1G74
Q
1
2
3
4
8
7
6
5
CP
D
V
CC
GND
SD
RD
Q
Q
001aae323
Transparent top view
GND
001aae322
Fig. 5. Pin configuration SOT833-1, SOT1089, SOT1116
and SOT1203 (XSON8)
Fig. 4. Pin configuration SOT765-1 (VSSOP8)
74AUP1G74
1
CP
D
7
SD
RD
8
CC
V
2
6
4
GND
Q
3
5
Q
aaa-027030
Transparent top view
Fig. 6. Pin configuration SOT1233-2 (X2SON8)
6.2. Pin description
Table 3. Pin description
Symbol
CP
Pin
1
Description
clock input
D
2
data input
Q
3
complement output
ground (0 V)
GND
Q
4
5
true output
RD
SD
6
asynchronous reset input (active LOW)
asynchronous set input (active LOW)
supply voltage
7
VCC
8
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
4 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
7. Functional description
Table 4. Function table for asynchronous operation
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
Input
Output
SD
L
RD
H
CP
X
D
X
X
X
Q
H
L
Q
L
H
L
X
H
H
L
L
X
H
Table 5. Function table for synchronous operation
H = HIGH voltage level; L = LOW voltage level; ↑ = LOW-to-HIGH CP transition;
Q n+1, Qn+1 = state after the next LOW-to-HIGH CP transition.
Input
Output
SD
H
RD
H
CP
↑
D
L
Qn+1
L
Q n+1
H
L
H
H
↑
H
H
8. Limiting values
Table 6. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
-0.5
-0.5
-0.5
-50
-50
-
Max
+4.6
+4.6
+4.6
-
Unit
V
VCC
VI
supply voltage
input voltage
[1]
[1]
V
VO
IIK
output voltage
Active mode and Power-down mode
V
input clamping current
output clamping current
output current
VI < 0 V
mA
mA
mA
mA
mA
°C
IOK
IO
VO < 0 V
-
VO = 0 V to VCC
±20
+50
-
ICC
IGND
Tstg
Ptot
supply current
-
ground current
-50
-65
storage temperature
total power dissipation
+150
Tamb = -40 °C to +125 °C
SOT765-1 (VSSOP8)
SOT833-1 (XSON8)
SOT1089 (XSON8)
SOT1116 (XSON8)
SOT1203 (XSON8)
[2]
[3]
[4]
[5]
[6]
-
-
-
-
-
250
250
250
250
250
mW
mW
mW
mW
mW
SOT1233-2 (X2SON8)
[7]
-
300
mW
[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SOT765-1 (VSSOP8) package: Ptot derates linearly with 4.9 mW/K above 99 °C.
[3] For SOT833-1 (XSON8) package: Ptot derates linearly with 3.1 mW/K above 68 °C.
[4] For SOT1089 (XSON8) package: Ptot derates linearly with 4.0 mW/K above 88 °C.
[5] For SOT1116 (XSON8) package: Ptot derates linearly with 4.2 mW/K above 90 °C.
[6] For SOT1203 (XSON8) package: Ptot derates linearly with 3.6 mW/K above 81 °C.
[7] For SOT1233-2 (X2SON8) package: Ptot derates linearly with 7.7 mW/K above 118 °C.
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
5 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
9. Recommended operating conditions
Table 7. Operating conditions
Symbol Parameter
Conditions
Min
0.8
0
Max
3.6
Unit
V
VCC
VI
supply voltage
input voltage
output voltage
3.6
V
VO
Active mode
0
VCC
3.6
V
Power-down mode; VCC = 0 V
0
V
Tamb
ambient temperature
-40
-
+125
200
°C
ns/V
Δt/ΔV
input transition rise and fall rate
VCC = 0.8 V to 3.6 V
10. Static characteristics
Table 8. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Tamb = 25 °C
Conditions
Min
Typ
Max
Unit
VIH
HIGH-level input voltage
VCC = 0.8 V
0.70 × VCC
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
VCC = 0.9 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
VCC = 0.8 V
0.65 × VCC
-
1.6
-
2.0
-
VIL
LOW-level input voltage
-
-
-
-
0.30 × VCC
0.35 × VCC
0.7
VCC = 0.9 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
0.9
VOH
HIGH-level output voltage VI = VIH or VIL
IO = -20 μA; VCC = 0.8 V to 3.6 V
VCC - 0.1
0.75 × VCC
1.11
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
IO = -1.1 mA; VCC = 1.1 V
IO = -1.7 mA; VCC = 1.4 V
IO = -1.9 mA; VCC = 1.65 V
IO = -2.3 mA; VCC = 2.3 V
IO = -3.1 mA; VCC = 2.3 V
IO = -2.7 mA; VCC = 3.0 V
IO = -4.0 mA; VCC = 3.0 V
1.32
2.05
1.9
2.72
2.6
VOL
LOW-level output voltage
VI = VIH or VIL
IO = 20 μA; VCC = 0.8 V to 3.6 V
IO = 1.1 mA; VCC = 1.1 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.3 × VCC
0.31
V
V
IO = 1.7 mA; VCC = 1.4 V
V
IO = 1.9 mA; VCC = 1.65 V
IO = 2.3 mA; VCC = 2.3 V
0.31
V
0.31
V
IO = 3.1 mA; VCC = 2.3 V
0.44
V
IO = 2.7 mA; VCC = 3.0 V
0.31
V
IO = 4.0 mA; VCC = 3.0 V
0.44
V
II
input leakage current
VI = GND to 3.6 V; VCC = 0 V to 3.6 V
VI or VO = 0 V to 3.6 V; VCC = 0 V
±0.1
μA
μA
IOFF
power-off leakage current
±0.2
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
6 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter
Conditions
Min
Typ
Max
Unit
ΔIOFF
additional power-off
leakage current
VI or VO = 0 V to 3.6 V;
VCC = 0 V to 0.2 V
-
-
±0.2
μA
ICC
supply current
VI = GND or VCC; IO = 0 A;
VCC = 0.8 V to 3.6 V
-
-
-
-
0.5
40
μA
μA
ΔICC
additional supply current
VI = VCC - 0.6 V; IO = 0 A;
VCC = 3.3 V; per pin
[1]
CI
input capacitance
output capacitance
VCC = 0 V to 3.6 V; VI = GND or VCC
VO = GND; VCC = 0 V
-
-
0.6
1.3
-
-
pF
pF
CO
Tamb = -40 °C to +85 °C
VIH HIGH-level input voltage
VCC = 0.8 V
0.70 × VCC
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
VCC = 0.9 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
VCC = 0.8 V
0.65 × VCC
-
1.6
-
2.0
-
VIL
LOW-level input voltage
-
-
-
-
0.30 × VCC
0.35 × VCC
0.7
VCC = 0.9 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
0.9
VOH
HIGH-level output voltage VI = VIH or VIL
IO = -20 μA; VCC = 0.8 V to 3.6 V
VCC - 0.1
0.7 × VCC
1.03
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
IO = -1.1 mA; VCC = 1.1 V
IO = -1.7 mA; VCC = 1.4 V
IO = -1.9 mA; VCC = 1.65 V
IO = -2.3 mA; VCC = 2.3 V
IO = -3.1 mA; VCC = 2.3 V
IO = -2.7 mA; VCC = 3.0 V
IO = -4.0 mA; VCC = 3.0 V
1.30
1.97
1.85
2.67
2.55
VOL
LOW-level output voltage
VI = VIH or VIL
IO = 20 μA; VCC = 0.8 V to 3.6 V
IO = 1.1 mA; VCC = 1.1 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.3 × VCC
0.37
V
V
IO = 1.7 mA; VCC = 1.4 V
V
IO = 1.9 mA; VCC = 1.65 V
IO = 2.3 mA; VCC = 2.3 V
0.35
V
0.33
V
IO = 3.1 mA; VCC = 2.3 V
0.45
V
IO = 2.7 mA; VCC = 3.0 V
0.33
V
IO = 4.0 mA; VCC = 3.0 V
0.45
V
II
input leakage current
VI = GND to 3.6 V; VCC = 0 V to 3.6 V
VI or VO = 0 V to 3.6 V; VCC = 0 V
±0.5
μA
μA
μA
IOFF
ΔIOFF
power-off leakage current
±0.5
additional power-off
leakage current
VI or VO = 0 V to 3.6 V;
VCC = 0 V to 0.2 V
±0.6
ICC
supply current
VI = GND or VCC; IO = 0 A;
VCC = 0.8 V to 3.6 V
-
-
-
-
0.9
50
μA
μA
ΔICC
additional supply current
VI = VCC - 0.6 V; IO = 0 A;
VCC = 3.3 V; per pin
[1]
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
7 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Tamb = -40 °C to +125 °C
VIH
HIGH-level input voltage
VCC = 0.8 V
0.75 × VCC
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
VCC = 0.9 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
VCC = 0.8 V
0.70 × VCC
-
1.6
-
2.0
-
VIL
LOW-level input voltage
-
-
-
-
0.25 × VCC
0.30 × VCC
0.7
VCC = 0.9 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
0.9
VOH
HIGH-level output voltage VI = VIH or VIL
IO = -20 μA; VCC = 0.8 V to 3.6 V
VCC - 0.11
0.6 × VCC
0.93
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
IO = -1.1 mA; VCC = 1.1 V
IO = -1.7 mA; VCC = 1.4 V
IO = -1.9 mA; VCC = 1.65 V
IO = -2.3 mA; VCC = 2.3 V
IO = -3.1 mA; VCC = 2.3 V
IO = -2.7 mA; VCC = 3.0 V
IO = -4.0 mA; VCC = 3.0 V
1.17
1.77
1.67
2.40
2.30
VOL
LOW-level output voltage
VI = VIH or VIL
IO = 20 μA; VCC = 0.8 V to 3.6 V
IO = 1.1 mA; VCC = 1.1 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.11
0.33 × VCC
0.41
V
V
IO = 1.7 mA; VCC = 1.4 V
V
IO = 1.9 mA; VCC = 1.65 V
IO = 2.3 mA; VCC = 2.3 V
0.39
V
0.36
V
IO = 3.1 mA; VCC = 2.3 V
0.50
V
IO = 2.7 mA; VCC = 3.0 V
0.36
V
IO = 4.0 mA; VCC = 3.0 V
0.50
V
II
input leakage current
VI = GND to 3.6 V; VCC = 0 V to 3.6 V
VI or VO = 0 V to 3.6 V; VCC = 0 V
±0.75
±0.75
±0.75
μA
μA
μA
IOFF
ΔIOFF
power-off leakage current
additional power-off
leakage current
VI or VO = 0 V to 3.6 V;
VCC = 0 V to 0.2 V
ICC
supply current
VI = GND or VCC; IO = 0 A;
VCC = 0.8 V to 3.6 V
-
-
-
-
1.4
75
μA
μA
ΔICC
additional supply current
VI = VCC - 0.6 V; IO = 0 A;
VCC = 3.3 V; per pin
[1]
[1] One input at VCC - 0.6 V, other input at VCC or GND.
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
8 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
11. Dynamic characteristics
Table 9. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 9.
Symbol Parameter Conditions
Tamb = 25 °C
Tamb
=
Tamb
=
Unit
-40 °C to +85 °C -40 °C to +125 °C
Min Typ[1] Max
Min
Max
Min
Max
CL = 5 pF
tpd
propagation CP to Q, Q; see Fig. 7.
[2]
[2]
[2]
delay
VCC = 0.8 V
-
25.4
6.7
4.5
3.5
2.6
2.2
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
SD to Q, Q; see Fig. 8.
VCC = 0.8 V
2.9
2.4
1.9
1.7
1.5
14.0
7.6
5.7
3.8
3.1
2.6
2.3
1.7
1.4
1.2
14.2
8.3
6.5
4.4
3.4
2.6
2.3
1.7
1.4
1.2
14.2
8.6
6.8
4.7
3.7
-
19.6
5.6
4.0
3.3
2.7
2.5
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
RD to Q, Q; see Fig. 8.
VCC = 0.8 V
2.7
2.4
2.0
1.9
1.8
11.0
6.3
4.9
3.7
3.2
2.5
2.2
1.7
1.7
1.5
11.4
6.9
5.6
4.0
3.6
2.5
2.2
1.7
1.7
1.5
11.5
7.3
5.9
4.2
3.8
-
19.2
5.5
3.9
3.2
2.6
2.4
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
CP; see Fig. 7.
2.6
2.3
1.9
1.9
1.8
11.0
6.3
5.0
3.6
3.3
2.5
2.2
1.8
1.7
1.5
11.3
6.8
5.6
4.1
3.6
2.5
2.2
1.8
1.7
1.5
11.5
7.3
5.9
4.3
3.8
fmax
maximum
frequency
VCC = 0.8 V
-
-
-
-
-
-
53
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
MHz
MHz
MHz
MHz
MHz
MHz
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
203
347
435
550
619
170
310
400
490
550
170
300
390
480
510
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
9 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter Conditions
Tamb = 25 °C
Tamb
=
Tamb
=
Unit
-40 °C to +85 °C -40 °C to +125 °C
Min Typ[1] Max
Min
Max
Min
Max
CL = 10 pF
tpd
propagation CP to Q, Q; see Fig. 7.
[2]
[2]
[2]
delay
VCC = 0.8 V
-
28.9
7.5
5.1
4.1
3.2
2.8
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
SD to Q, Q; see Fig. 8.
VCC = 0.8 V
3.1
2.7
2.5
2.0
1.8
15.8
8.7
6.5
4.6
3.8
2.9
2.4
2.2
1.8
1.6
16.1
9.4
7.2
5.3
4.1
2.9
2.4
2.2
1.8
1.6
16.1
9.8
7.6
5.6
4.4
-
23.2
6.5
4.6
3.9
3.2
3.0
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
RD to Q, Q; see Fig. 8.
VCC = 0.8 V
2.9
2.7
2.6
2.3
2.2
12.9
7.5
5.6
4.4
3.9
2.8
2.3
2.3
2.0
1.9
13.3
7.9
6.3
4.8
4.2
2.8
2.3
2.3
2.0
1.9
13.5
8.3
6.6
5.2
4.4
-
22.7
6.4
4.5
3.3
3.2
2.9
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
CP; see Fig. 7.
2.8
2.6
2.5
2.2
2.0
12.8
7.5
5.8
4.4
4.0
2.7
2.3
2.3
2.0
1.9
13.2
8.1
6.3
4.9
4.3
2.7
2.3
2.3
2.0
1.9
13.4
8.4
6.7
5.2
4.5
fmax
maximum
frequency
VCC = 0.8 V
-
-
-
-
-
-
52
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
MHz
MHz
MHz
MHz
MHz
MHz
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
192
324
421
486
550
150
280
310
370
410
150
230
250
360
360
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
10 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter Conditions
Tamb = 25 °C
Tamb
=
Tamb
=
Unit
-40 °C to +85 °C -40 °C to +125 °C
Min Typ[1] Max
Min
Max
Min
Max
CL = 15 pF
tpd
propagation CP to Q, Q; see Fig. 7.
[2]
[2]
[2]
delay
VCC = 0.8 V
-
32.4
8.3
5.6
4.6
3.6
3.2
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
SD to Q, Q; see Fig. 8.
VCC = 0.8 V
3.5
3.2
2.7
2.4
2.2
17.6
9.5
7.2
5.2
4.4
3.3
2.8
2.5
2.2
2.0
17.8
10.5
8.1
3.3
2.8
2.5
2.2
2.0
18.0
11.1
8.6
5.8
6.2
4.9
5.2
-
26.7
7.3
5.2
4.3
3.7
3.5
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
RD to Q, Q; see Fig. 8.
VCC = 0.8 V
3.3
3.2
2.8
2.8
2.5
14.7
8.3
6.4
5.1
4.6
3.1
2.9
2.5
2.2
2.4
15.2
9.0
7.1
5.5
5.0
3.1
2.9
2.5
2.2
2.4
15.4
9.5
7.5
5.8
5.2
-
26.1
7.2
5.1
4.3
3.6
3.4
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
CP; see Fig. 7.
3.2
3.1
2.7
2.6
2.4
14.5
8.4
6.5
5.0
4.6
3.1
2.7
2.6
2.4
2.3
15.0
9.2
7.3
5.5
5.0
3.1
2.7
2.6
2.4
2.3
15.2
9.7
7.7
5.8
5.2
fmax
maximum
frequency
VCC = 0.8 V
-
-
-
-
-
-
50
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
MHz
MHz
MHz
MHz
MHz
MHz
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
181
301
407
422
481
120
190
240
300
320
120
160
190
270
300
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
11 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter Conditions
Tamb = 25 °C
Tamb
=
Tamb
=
Unit
-40 °C to +85 °C -40 °C to +125 °C
Min Typ[1] Max
Min
Max
Min
Max
CL = 30 pF
tpd
propagation CP to Q, Q; see Fig. 7.
[2]
[2]
[2]
delay
VCC = 0.8 V
-
42.7
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
SD to Q, Q; see Fig. 8.
VCC = 0.8 V
4.2
3.7
3.5
3.3
3.0
10.6 22.5
4.0
3.7
3.4
3.0
2.8
23.0
13.3
10.4
7.3
4.0
3.7
3.4
3.0
2.8
23.3
14.0
11.0
7.8
7.2
5.8
4.7
4.3
12.0
9.2
6.6
5.8
6.8
7.3
-
37.0
9.5
6.7
5.6
4.8
4.6
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
RD to Q, Q; see Fig. 8.
VCC = 0.8 V
4.0
3.8
3.7
3.7
3.4
19.8
10.9
8.4
3.8
3.7
3.5
3.2
3.1
20.8
12.0
9.3
3.8
3.7
3.5
3.2
3.1
21.1
12.7
9.9
6.6
7.2
7.6
6.0
6.8
7.1
-
36.4
9.4
6.6
5.5
4.7
4.4
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
CP; see Fig. 7.
3.9
3.6
3.5
3.5
3.3
19.5
10.9
8.5
3.8
3.7
3.5
3.2
3.1
20.2
12.0
9.5
3.8
3.7
3.5
3.2
3.1
20.5
12.6
10.1
7.6
6.5
7.1
6.1
7.1
7.5
fmax
maximum
frequency
VCC = 0.8 V
-
-
-
-
-
-
28
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
MHz
MHz
MHz
MHz
MHz
MHz
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
145
185
270
290
315
70
70
120
150
190
200
110
120
170
190
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
12 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter Conditions
Tamb = 25 °C
Tamb
=
Tamb
=
Unit
-40 °C to +85 °C -40 °C to +125 °C
Min Typ[1] Max
Min
Max
Min
Max
CL = 5 pF, 10 pF, 15 pF and 30 pF
tsu
set-up time D to CP HIGH; see Fig. 7.
VCC = 0.8 V
-
-
-
-
-
-
3.4
0.6
0.3
0.4
0.2
0.3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
D to CP LOW; see Fig. 7.
VCC = 0.8 V
1.2
0.6
0.5
0.4
0.4
1.2
0.6
0.5
0.4
0.4
-
-
-
-
-
-
3.0
0.5
0.3
0.4
0.5
0.6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
D to CP; see Fig. 7.
VCC = 0.8 V
1.2
0.7
0.7
0.7
0.8
1.2
0.7
0.7
0.7
0.8
th
hold time
-
-
-
-
-
-
-1.9
-0.3
-0.2
-0.2
-0.2
-0.2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
RD; see Fig. 8
0.5
0.2
0.1
0.1
0.1
0.5
0.2
0.1
0.1
0.1
trec
recovery
time
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
SD; see Fig. 8.
-
-
-
-
-
-0.5
-0.2
-0.2
-0.1
-0.1
-
-
-
-
-
-0.9
-0.6
-0.4
-0.1
-0.1
-
-
-
-
-
-0.9
-0.6
-0.4
-0.1
-0.1
-
-
-
-
-
ns
ns
ns
ns
ns
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
-
-
-
-
-
-0.5
-0.4
-0.3
-0.2
-0.1
-
-
-
-
-
-0.3
-0.1
0
-
-
-
-
-
-0.3
-0.1
0
-
-
-
-
-
ns
ns
ns
ns
ns
0.1
0.1
0.1
0.1
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
13 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter Conditions
Tamb = 25 °C
Tamb
=
Tamb
=
Unit
-40 °C to +85 °C -40 °C to +125 °C
Min Typ[1] Max
Min
Max
Min
Max
tW
pulse width CP HIGH or LOW;
see Fig. 7.
VCC = 1.1 V to 1.3 V
-
-
-
-
-
2.1
1.1
0.9
0.6
0.6
-
-
-
-
-
2.7
1.5
1.6
1.7
1.9
-
-
-
-
-
2.7
1.5
1.6
1.7
1.9
-
-
-
-
-
ns
ns
ns
ns
ns
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
SD or RD LOW; see Fig. 8.
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
fi = 1 MHz;
-
-
-
-
-
4.2
2.3
1.8
1.2
1.1
-
-
-
-
-
11.3
6.2
4.8
3.3
2.6
-
-
-
-
-
11.5
6.4
5.0
3.5
2.8
-
-
-
-
-
ns
ns
ns
ns
ns
CPD
power
[3]
dissipation VI = GND to VCC
capacitance
VCC = 0.8 V
-
-
-
-
-
-
2.8
2.9
3.0
3.0
3.5
3.9
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
pF
pF
pF
pF
pF
pF
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
[1] All typical values are measured at nominal VCC
.
[2] tpd is the same as tPLH and tPHL
.
[3] CPD is used to determine the dynamic power dissipation (PD in μW).
PD = CPD × VCC 2 × fi × N + Σ(CL × VCC 2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC 2 × fo) = sum of outputs.
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
14 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
11.1. Waveforms and test circuit
t
W
V
I
CP input
V
M
GND
1/f
max
V
I
V
D input
M
GND
t
t
h
h
t
t
su
su
t
t
PLH
PHL
V
OH
V
V
Q output
Q output
M
M
V
OL
V
OH
V
OL
t
t
PLH
PHL
001aae365
Measurement points are given in Table 10.
The shaded areas indicate when the input is permitted to change for predictable output performance.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 7. The clock input (CP) to output (Q, Q) propagation delays, the data input (D) to clock input (CP) set-up and
hold times and the clock input (CP) pulse width and maximum frequency
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
15 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
V
I
CP input
SD input
V
M
t
GND
rec
rec
V
I
V
M
t
GND
t
t
W
W
V
I
V
M
RD input
GND
t
t
PHL
PLH
V
OH
V
Q output
Q output
M
V
OL
V
OH
V
M
V
OL
t
t
PLH
PHL
001aae366
Measurement points are given in Table 10.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 8. The set input (SD) and reset input (RD) to output (Q, Q) propagation delays, the set input (SD) and reset
input (RD) pulse widths and the reset input (RD) to clock input (CP) recovery time
Table 10. Measurement points
Supply voltage
VCC
Output
VM
Input
VM
VI
tr = tf
0.8 V to 3.6 V
0.5 × VCC
0.5 × VCC
VCC
≤ 3.0 ns
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
16 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
V
V
EXT
CC
5 kΩ
V
I
V
O
G
DUT
R
T
C
L
R
L
001aac521
Test data is given in Table 11.
Definitions for test circuit:
RL = Load resistance;
CL = Load capacitance including jig and probe capacitance;
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator;
VEXT = External voltage for measuring switching times.
Fig. 9. Test circuit for measuring switching times
Table 11. Test data
Supply voltage
VCC
Load
CL
VEXT
RL [1]
tPLH, tPHL
open
tPZH, tPHZ
tPZL, tPLZ
0.8 V to 3.6 V
5 pF, 10 pF, 15 pF and 30 pF 5 kΩ or 1 MΩ
GND
2 × VCC
[1] For measuring enable and disable times RL = 5 kΩ.
For measuring propagation delays, setup and hold times and pulse width RL = 1 MΩ.
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
17 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
12. Package outline
VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm
SOT765-1
D
E
A
X
c
y
H
E
v
A
Z
5
8
Q
A
2
A
A
(A )
3
1
pin 1 index
θ
L
p
detail X
1
4
L
e
w
b
p
0
5 mm
scale
Dimensions (mm are the original dimensions)
A
(1)
(2)
(1)
Unit
A
A
A
b
c
D
E
e
H
E
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
max.
max
mm nom
min
0.15 0.85
0.00 0.60
0.27 0.23 2.1 2.4
0.17 0.08 1.9 2.2
3.2
3.0
0.40 0.21
0.15 0.19
0.4
8°
0°
1
0.12
0.5
0.4
0.2 0.08 0.1
0.1
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
sot765-1_po
References
Outline
version
European
projection
Issue date
IEC
JEDEC
JEITA
07-06-02
16-05-31
SOT765-1
MO-187
Fig. 10. Package outline SOT765-1 (VSSOP8)
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
18 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm
SOT833-1
b
1
2
3
4
4×
(2)
L
L
1
e
8
7
6
5
e
e
e
1
1
1
8×
(2)
A
A
1
D
E
terminal 1
index area
0
1
2 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
A
A
1
UNIT
b
D
E
e
e
1
L
L
1
max max
0.25
0.17
2.0
1.9
1.05
0.95
0.35 0.40
0.27 0.32
mm
0.5 0.04
0.6
0.5
Notes
1. Including plating thickness.
2. Can be visible in some manufacturing processes.
REFERENCES
JEDEC JEITA
OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC
07-11-14
07-12-07
SOT833-1
- - -
- - -
MO-252
Fig. 11. Package outline SOT833-1 (XSON8)
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
19 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.35 x 1 x 0.5 mm
SOT1089
E
terminal 1
index area
D
A
A
1
detail X
(2)
(4×)
e
L
(2)
(8×)
b
4
5
e
1
1
8
terminal 1
index area
L
X
1
0
0.5
1 mm
scale
Dimensions
Unit
(1)
A
A
b
D
E
e
e
1
L
L
1
1
max 0.5 0.04 0.20 1.40 1.05
0.35 0.40
0.15 1.35 1.00 0.55 0.35 0.30 0.35
0.12 1.30 0.95 0.27 0.32
mm nom
min
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
sot1089_po
References
Outline
version
European
projection
Issue date
IEC
JEDEC
MO-252
JEITA
10-04-09
10-04-12
SOT1089
Fig. 12. Package outline SOT1089 (XSON8)
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
20 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.2 x 1.0 x 0.35 mm
SOT1116
b
4
(2)
1
2
3
(4×)
L
L
1
e
8
7
6
5
e
e
e
1
1
1
(2)
(8×)
A
1
A
D
E
terminal 1
index area
0
0.5
scale
1 mm
Dimensions
Unit
(1)
A
A
b
D
E
e
e
1
L
L
1
1
max 0.35 0.04 0.20 1.25 1.05
0.35 0.40
0.15 1.20 1.00 0.55 0.3 0.30 0.35
0.12 1.15 0.95 0.27 0.32
mm nom
min
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
sot1116_po
References
Outline
version
European
projection
Issue date
IEC
JEDEC
JEITA
10-04-02
10-04-07
SOT1116
Fig. 13. Package outline SOT1116 (XSON8)
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
21 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.35 x 1.0 x 0.35 mm
SOT1203
b
4
(2)
(4×)
1
2
3
L
L
1
e
8
7
6
5
e
e
e
1
1
1
(2)
(8×)
A
1
A
D
E
terminal 1
index area
0
L
0.5
scale
1 mm
Dimensions
Unit
(1)
A
A
b
D
E
e
e
1
L
1
1
max 0.35 0.04 0.20 1.40 1.05
0.35 0.40
0.15 1.35 1.00 0.55 0.35 0.30 0.35
0.12 1.30 0.95 0.27 0.32
mm nom
min
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
sot1203_po
References
Outline
version
European
projection
Issue date
IEC
JEDEC
JEITA
10-04-02
10-04-06
SOT1203
Fig. 14. Package outline SOT1203 (XSON8)
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
22 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
X2SON8: plastic thermal enhanced extremely thin small outline package; no leads;
8 terminals; body 1.35 x 0.8 x 0.32 mm
SOT1233-2
C
Seating
Plane
X
y
C
A
B
D
E
A
A
3
u
C
A
detail X
1
2x
pin 1
index area
u
C
2x
e
e
b
(6x)
y
C
1
v
w
C
C
A
B
1
2
3
pin 1
index area
8
4
D
h
L
(6x)
7
6
5
b
1
(6x)
e
1
0
1 mm
scale
Dimensions (mm are the original dimensions)
Unit
A
A
A
b
b
D
D
h
E
e
e
L
u
v
w
y
y
1
1
3
1
1
max 0.35 0.04
0.25
0.20
0.15
0.27
1.35 0.22 0.80 0.50 0.54 0.22 0.05 0.10 0.05 0.05 0.05
0.17 0.17
0.27
0.10
(Typ.)
0.11
(ref)
nom
min
mm
0.32 0.02
0.30 0.00
sot1233-2_po
Issue date
19-11-12
References
Outline
version
European
projection
IEC
JEDEC
- - -
JEITA
SOT1233-2
Fig. 15. Package outline SOT1233-2 (X2SON8)
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
23 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
13. Abbreviations
Table 12. Abbreviations
Acronym
CDM
Description
Charged Device Model
DUT
Device Under Test
ESD
ElectroStatic Discharge
Human Body Model
HBM
14. Revision history
Table 13. Revision history
Document ID
74AUP1G74 v.14
Modifications:
Release date
20230714
Data sheet status
Change notice
Supersedes
Product data sheet
-
74AUP1G74 v.13
•
Section 2: ESD specification updated according to the latest JEDEC standard.
74AUP1G74 v.13
Modifications:
20230123
Type number 74AUP1G74GM (SOT902-2/XQFN8) removed.
20220620 Product data sheet
Product data sheet
-
74AUP1G74 v.12
•
74AUP1G74 v.12
Modifications:
-
74AUP1G74 v.11
•
•
•
SOT1233 (X2SON8) package changed to SOT1233-2 (X2SON8) package.
Section 1 and Section 2 updated.
Table 6: Derating values for Ptot total power dissipation have been updated.
74AUP1G74 v.11
Modifications:
20170703
Product data sheet
-
74AUP1G74 v.10
•
The format of this data sheet has been redesigned to comply with the identity guidelines
of Nexperia.
•
•
•
Legal texts have been adapted to the new company name where appropriate.
Fig. 6 and Fig. 15 (drawings SOT1233/X2SON8) updated
Type number 74AUP1G74GD removed.
74AUP1G74 v.10
Modifications:
20161028
Product data sheet
-
74AUP1G74 v.9
74AUP1G74 v.8
74AUP1G74 v.7
•
Added type number 74AUP1G74GX (SOT1233/X2SON8)
74AUP1G74 v.9
Modifications:
20140106
Conditions for fmax corrected (errata).
20130123 Product data sheet
Product data sheet
-
-
•
74AUP1G74 v.8
Modifications:
•
For type number 74AUP1G74GD XSON8U has changed to XSON8.
74AUP1G74 v.7
74AUP1G74 v.6
74AUP1G74 v.5
74AUP1G74 v.4
74AUP1G74 v.3
74AUP1G74 v.2
74AUP1G74 v.1
20120522
20111128
20100726
20080603
20080207
20070515
20060825
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product data sheet
-
-
-
-
-
-
-
74AUP1G74 v.6
74AUP1G74 v.5
74AUP1G74 v.4
74AUP1G74 v.3
74AUP1G74 v.2
74AUP1G74 v.1
-
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
24 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
injury, death or severe property or environmental damage. Nexperia and its
suppliers accept no liability for inclusion and/or use of Nexperia products in
such equipment or applications and therefore such inclusion and/or use is at
the customer’s own risk.
15. Legal information
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Data sheet status
Document status Product
Definition
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
[1][2]
status [3]
Objective [short]
data sheet
Development
This document contains data from
the objective specification for
product development.
without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Preliminary [short]
data sheet
Qualification
Production
This document contains data from
the preliminary specification.
Product [short]
data sheet
This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of commercial sale — Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified, the
product is not suitable for automotive use. It is neither qualified nor tested in
accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of non-automotive qualified
products in automotive equipment or applications.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards,
customer (a) shall use the product without Nexperia’s warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s own risk,
and (c) customer fully indemnifies Nexperia for any liability, damages or failed
product claims resulting from customer design and use of the product for
automotive applications beyond Nexperia’s standard warranty and Nexperia’s
product specifications.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Trademarks
Suitability for use — Nexperia products are not designed, authorized or
warranted to be suitable for use in life support, life-critical or safety-critical
systems or equipment, nor in applications where failure or malfunction
of an Nexperia product can reasonably be expected to result in personal
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
25 / 26
Nexperia
74AUP1G74
Low-power D-type flip-flop with set and reset; positive-edge trigger
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Ordering information....................................................2
4. Marking..........................................................................2
5. Functional diagram.......................................................3
6. Pinning information......................................................4
6.1. Pinning.........................................................................4
6.2. Pin description.............................................................4
7. Functional description................................................. 5
8. Limiting values............................................................. 5
9. Recommended operating conditions..........................6
10. Static characteristics..................................................6
11. Dynamic characteristics.............................................9
11.1. Waveforms and test circuit.......................................15
12. Package outline........................................................ 18
13. Abbreviations............................................................24
14. Revision history........................................................24
15. Legal information......................................................25
© Nexperia B.V. 2023. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 14 July 2023
©
74AUP1G74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2023. All rights reserved
Product data sheet
Rev. 14 — 14 July 2023
26 / 26
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明