74LV4052PW-Q100 [NEXPERIA]

Dual 4-channel analog multiplexer/demultiplexer;
74LV4052PW-Q100
型号: 74LV4052PW-Q100
厂家: Nexperia    Nexperia
描述:

Dual 4-channel analog multiplexer/demultiplexer

文件: 总24页 (文件大小:859K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74LV4052-Q100  
Dual 4-channel analog multiplexer/demultiplexer  
Rev. 3 — 22 October 2015  
Product data sheet  
1. General description  
The 74LV4052-Q100 is a dual 4-channel analog multiplexer/demultiplexer with a common  
select logic. Each multiplexer has four independent inputs/outputs (nY0 to nY3) and a  
common input/output (nZ). The common channel select logics include two digital select  
inputs (S0 and S1) and an active LOW enable input (E). With E LOW, one of the four  
switches is selected (low impedance ON-state) by S0 and S1. With E HIGH, all switches  
are in the high impedance OFF-state, independent of S0 and S1. VCC and GND are the  
supply voltage pins for the digital control inputs (S0, S1 and E). The VCC to GND ranges  
are 1.0 V to 6.0 V. The analog inputs/outputs (nY0, to nY3, and nZ) can swing between  
V
CC as a positive limit and VEE as a negative limit. VCC - VEE may not exceed 6.0 V. For  
operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically  
ground).  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Optimized for low-voltage applications: 1.0 V to 6.0 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Low ON resistance:  
145 (typical) at VCC VEE = 2.0 V  
90 (typical) at VCC VEE = 3.0 V  
60 (typical) at VCC VEE = 4.5 V  
Logic level translation:  
To enable 3 V logic to communicate with 3 V analog signals  
Typical ‘break before make’ built in  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LV4052D-Q100  
40 C to +125 C  
SO16  
plastic small outline package; 16 leads; body  
width 3.9 mm  
SOT109-1  
74LV4052PW-Q100 40 C to +125 C  
TSSOP16  
plastic thin shrink small outline package; 16 leads; SOT403-1  
body width 4.4 mm  
4. Functional diagram  
9
&&  
ꢁꢅ  
ꢁꢉ  
ꢁ=  
ꢁꢈ  
ꢁ<ꢀ  
ꢁꢃ  
ꢁ<ꢁ  
ꢁꢊ  
ꢁ<ꢈ  
ꢁꢀ  
6ꢀ  
ꢁꢁ  
ꢁ<ꢉ  
/2*,&  
/(9(/  
&219(56,21  
ꢁꢂ2)ꢂꢃ  
'(&2'(5  
6ꢁ  
ꢈ<ꢀ  
(
ꢈ<ꢁ  
ꢈ<ꢈ  
ꢈ<ꢉ  
ꢈ=  
9
((  
*1'  
DDDꢀꢁꢁꢂꢃꢄꢅ  
Fig 1. Functional diagram  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
2 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
ꢁꢀ  
ꢀꢋ  
ꢃꢋîꢋ  
ꢁꢉ  
ꢁ=  
*ꢃ  
ꢁ<ꢀ  
ꢁ<ꢁ  
ꢁ<ꢈ  
ꢁ<ꢉ  
ꢈ<ꢀ  
ꢈ<ꢁ  
ꢈ<ꢈ  
ꢈ<ꢉ  
ꢁꢈ  
ꢁꢃ  
ꢁꢊ  
ꢁꢁ  
0';  
ꢁꢀ  
6ꢀ  
6ꢁ  
ꢁꢈ  
ꢁꢃ  
ꢁꢊ  
ꢁꢉ  
(
ꢈ=  
ꢁꢁ  
ꢁꢁꢃDDKꢂꢆꢇ  
ꢁꢁꢃDDKꢂꢆꢈ  
Fig 2. Logic symbol  
Fig 3. IEC logic symbol  
Q<Q  
9
9
((  
&&  
9
&&  
9
&&  
9
9
((  
&&  
9
((  
Q=  
IURPꢋ  
ORJLF  
PQEꢁꢇꢉ  
Fig 4. Schematic diagram (one switch)  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
3 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
5. Pinning information  
5.1 Pinning  
ꢀꢁ/9ꢁꢂꢃꢄꢅ4ꢆꢂꢂ  
ꢁꢅ  
ꢁꢊ  
ꢁꢃ  
ꢁꢉ  
ꢁꢈ  
ꢁꢁ  
ꢁꢀ  
ꢈ<ꢀ  
ꢈ<ꢈ  
ꢈ=  
9
&&  
ꢁ<ꢈ  
ꢁ<ꢁ  
ꢁ=  
ꢀꢁ/9ꢁꢂꢃꢄꢅ4ꢆꢂꢂ  
ꢁꢅ  
ꢁꢊ  
ꢁꢃ  
ꢁꢉ  
ꢁꢈ  
ꢁꢁ  
ꢁꢀ  
ꢈ<ꢀ  
ꢈ<ꢈ  
ꢈ=  
9
&&  
ꢈ<ꢉ  
ꢈ<ꢁ  
(
ꢁ<ꢈ  
ꢁ<ꢁ  
ꢁ=  
ꢁ<ꢀ  
ꢁ<ꢉ  
6ꢀ  
ꢈ<ꢉ  
ꢈ<ꢁ  
(
ꢁ<ꢀ  
ꢁ<ꢉ  
6ꢀ  
9
((  
9
((  
*1'  
6ꢁ  
*1'  
6ꢁ  
DDDꢀꢁꢁꢂꢉꢈꢈ  
DDDꢀꢁꢁꢂꢉꢈꢄ  
Fig 5. Pin configuration for SO16  
Fig 6. Pin configuration for TSSOP16  
5.2 Pin description  
Table 2.  
Symbol  
2Y0  
2Y2  
2Z  
Pin description  
Pin  
1
Description  
independent input or output  
independent input or output  
common input or output  
independent input or output  
independent input or output  
enable input (active LOW)  
negative supply voltage  
ground (0 V)  
2
3
2Y3  
2Y1  
E
4
5
6
VEE  
GND  
S1  
7
8
9
select logic input  
S0  
10  
11  
12  
13  
14  
15  
16  
select logic input  
1Y3  
1Y0  
1Z  
independent input or output  
independent input or output  
common input or output  
independent input or output  
independent input or output  
positive supply voltage  
1Y1  
1Y2  
VCC  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
4 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
6. Functional description  
Table 3.  
Function table[1]  
Input  
Channel on  
E
L
L
L
L
H
S1  
L
S0  
L
nY0 and nZ  
nY1 and nZ  
nY2 and nZ  
nY3 and nZ  
none  
L
H
L
H
H
X
H
X
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care.  
7. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).  
Symbol  
VCC  
IIK  
Parameter  
Conditions  
Min  
Max  
+7.0  
20  
20  
25  
Unit  
V
[1]  
[2]  
[2]  
[2]  
supply voltage  
0.5  
input clamping current  
VI < 0.5 V or VI > VCC + 0.5 V  
-
-
-
mA  
mA  
mA  
ISK  
switch clamping current VSW < 0.5 V or VSW > VCC + 0.5 V  
ISW  
switch current  
VSW > 0.5 V or VSW < VCC + 0.5 V;  
source or sink current  
Tstg  
Ptot  
storage temperature  
total power dissipation  
65  
+150  
C  
[3]  
Tamb = 40 C to +125 C  
DIP16 package  
-
-
-
750  
500  
400  
mW  
mW  
mW  
SO16 package  
SSOP16 and TSSOP16 package  
[1] To avoid drawing VCC current out of terminal nZ, when switch current flows into terminals nYn, the voltage drop across the bidirectional  
switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no VCC current flows out of terminals nYn. In this case, there is  
no limit for the voltage drop across the switch, but the voltages at nYn and nZ may not exceed VCC or VEE  
.
[2] The minimum input voltage rating may be exceeded if the input current rating is observed.  
[3] For SO16 package: above 70 C the value of Ptot derates linearly with 8 mW/K.  
For TSSOP16 package: above 60 C the value of Ptot derates linearly with 5.5 mW/K.  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
5 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
8. Recommended operating conditions  
Table 5.  
Symbol  
VCC  
Recommended operating conditions[1]  
Parameter  
Conditions  
Min  
Typ  
Max  
6
Unit  
V
supply voltage  
input voltage  
see Figure 7  
1
3.3  
VI  
0
-
-
-
-
-
-
VCC  
VCC  
+125  
500  
200  
100  
V
VSW  
switch voltage  
ambient temperature  
0
V
Tamb  
in free air  
40  
C  
t/V  
input transition rise and fall rate VCC = 1.0 V to 2.0 V  
VCC = 2.0 V to 2.7 V  
-
-
-
ns/V  
ns/V  
ns/V  
VCC = 2.7 V to 6.0 V  
[1] The static characteristics are guaranteed from VCC = 1.2 V to 6.0 V. However, LV devices are guaranteed to function down to  
VCC = 1.0 V (with input levels GND or VCC).  
001aak344  
8.0  
V
CC  
- GND  
(V)  
6.0  
4.0  
2.0  
0
operating area  
0
2.0  
4.0  
6.0  
CC  
8.0  
- V (V)  
V
EE  
Fig 7. Guaranteed operating area as a function of the supply voltages  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
6 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
9. Static characteristics  
Table 6.  
Static characteristics  
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
40 C to +85 C  
40 C to +125 C Unit  
Min  
Typ[1]  
Max  
Min  
Max  
VIH  
HIGH-level input voltage  
VCC = 1.2 V  
0.9  
-
-
-
-
-
-
-
-
-
-
-
-
0.9  
-
-
V
V
V
V
V
V
V
V
V
V
VCC = 2.0 V  
1.4  
1.4  
VCC = 2.7 V to 3.6 V  
VCC = 4.5 V  
2.0  
-
2.0  
-
3.15  
-
3.15  
-
VCC = 6.0 V  
4.20  
-
4.20  
-
VIL  
LOW-level input voltage  
input leakage current  
VCC = 1.2 V  
-
-
-
-
-
0.3  
0.6  
0.8  
1.35  
1.80  
-
-
-
-
-
0.3  
0.6  
0.8  
1.35  
1.80  
VCC = 2.0 V  
VCC = 2.7 V to 3.6 V  
VCC = 4.5 V  
VCC = 6.0 V  
II  
VI = VCC or GND  
VCC = 3.6 V  
-
-
-
-
1.0  
2.0  
-
-
1.0  
2.0  
A  
A  
VCC = 6.0 V  
IS(OFF)  
IS(ON)  
ICC  
OFF-state leakage current VI = VIH or VIL; see Figure 8  
VCC = 3.6 V  
-
-
-
-
1.0  
2.0  
-
-
1.0  
2.0  
A  
A  
VCC = 6.0 V  
ON-state leakage current  
supply current  
VI = VIH or VIL; see Figure 9  
VCC = 3.6 V  
-
-
-
-
1.0  
2.0  
-
-
1.0  
2.0  
A  
A  
VCC = 6.0 V  
VI = VCC or GND; IO = 0 A  
VCC = 3.6 V  
-
-
-
-
-
-
20  
40  
-
-
-
40  
80  
A  
A  
A  
VCC = 6.0 V  
ICC  
additional supply current  
per input; VI = VCC 0.6 V;  
500  
850  
VCC = 2.7 V to 3.6 V  
CI  
input capacitance  
switch capacitance  
-
-
-
3.5  
5
-
-
-
-
-
-
-
-
-
pF  
pF  
pF  
Csw  
independent pins nYn  
common pins nZ  
12  
[1] Typical values are measured at Tamb = 25 C.  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
7 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
9.1 Test circuits  
9
9
&&  
&&  
6ꢀꢋWRꢋ6ꢁ  
6ꢀꢋWRꢋ6ꢁ  
9
,+  
ꢋRUꢋ9  
9 ꢋRUꢋ9  
,+ ,/  
,/  
Q<Q  
Q<Q  
Q<Q  
Q<Q  
VZLWFK  
VZLWFK  
Q=  
(
Q=  
(
,
,
6
6
,
6
*1'ꢋ ꢋ9  
*1'ꢋ ꢋ9  
((  
((  
9
&&  
*1'  
9
,
9
2
9
9
,
2
DDDꢀꢁꢁꢂꢃꢊꢆ  
DDDꢀꢁꢁꢂꢃꢊꢉ  
VI = VCC or VEE and VO = VEE or VCC  
.
VI = VCC or VEE and VO = open circuit.  
Fig 8. Test circuit for measuring OFF-state leakage  
current  
Fig 9. Test circuit for measuring ON-state leakage  
current  
9.2 ON resistance  
Table 7.  
ON resistance  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 10 and  
Figure 11.  
Symbol Parameter  
Conditions  
40 C to +85 C  
40 C to +125 C Unit  
Min Typ[1] Max  
Min  
Max  
RON(peak) ON resistance (peak)  
VI = 0 V to VCC VEE  
[2]  
VCC = 1.2 V; ISW = 100 A  
VCC = 2.0 V; ISW = 1000 A  
VCC = 2.7 V; ISW = 1000 A  
-
-
-
-
-
-
-
-
-
-
-
145  
90  
325  
200  
180  
375  
235  
210  
VCC = 3.0 V to 3.6 V;  
80  
ISW = 1000 A  
V
CC = 4.5 V; ISW = 1000 A  
-
-
60  
55  
135  
125  
-
-
160  
145  
VCC = 6.0 V; ISW = 1000 A  
RON  
ON resistance mismatch VI = 0 V to VCC VEE  
between channels  
[2]  
VCC = 1.2 V; ISW = 100 A  
VCC = 2.0 V; ISW = 1000 A  
VCC = 2.7 V; ISW = 1000 A  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
5
4
4
VCC = 3.0 V to 3.6 V;  
ISW = 1000 A  
VCC = 4.5 V; ISW = 1000 A  
VCC = 6.0 V; ISW = 1000 A  
-
-
3
2
-
-
-
-
-
-
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
8 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
Table 7.  
ON resistance …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 10 and  
Figure 11.  
Symbol Parameter  
Conditions  
40 C to +85 C  
40 C to +125 C Unit  
Min Typ[1] Max  
Min  
Max  
RON(rail) ON resistance (rail)  
VI = GND  
[2]  
VCC = 1.2 V; ISW = 100 A  
VCC = 2.0 V; ISW = 1000 A  
VCC = 2.7 V; ISW = 1000 A  
VCC = 3.0 V to 3.6 V;  
-
-
-
-
225  
110  
70  
-
-
-
-
-
-
235  
145  
130  
270  
165  
150  
60  
I
SW = 1000 A  
VCC = 4.5 V; ISW = 1000 A  
VCC = 6.0 V; ISW = 1000 A  
VI = VCC VEE  
-
-
45  
40  
100  
85  
-
-
115  
100  
RON(rail) ON resistance (rail)  
[2]  
VCC = 1.2 V; ISW = 100 A  
VCC = 2.0 V; ISW = 1000 A  
VCC = 2.7 V; ISW = 1000 A  
-
-
-
-
250  
120  
75  
-
-
-
-
-
-
320  
195  
175  
370  
225  
205  
VCC = 3.0 V to 3.6 V;  
70  
ISW = 1000 A  
V
CC = 4.5 V; ISW = 1000 A  
-
-
50  
45  
130  
120  
-
-
150  
135  
VCC = 6.0 V; ISW = 1000 A  
[1] Typical values are measured at Tamb = 25 C.  
[2] When supply voltages (VCC VEE) near 1.2 V the analog switch ON resistance becomes extremely non-linear. When using a supply of  
1.2 V, use these devices only for transmitting digital signals.  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
9 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
9.3 On resistance waveform and test circuit  
9
9
6:  
9
&&  
6ꢀꢋWRꢋ6ꢁ  
9 ꢋRUꢋ9  
,+ ,/  
Q<Q  
Q<Q  
VZLWFK  
Q=  
(
*1'ꢋ ꢋ9  
((  
9
,
*1'  
,
6:  
DDDꢀꢁꢁꢂꢃꢊꢇ  
RON = VSW / ISW  
.
Fig 10. Test circuit for measuring RON  
001aak412  
180  
R
ON  
V
CC  
= 2.0 V  
(Ω)  
120  
V
= 3.0 V  
CC  
V
= 4.5 V  
CC  
60  
0
0
1.2  
2.4  
3.6  
4.8  
V (V)  
I
Vi = 0 V to VCC VEE  
Fig 11. Typical RON as a function of input voltage  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
10 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
10. Dynamic characteristics  
Table 8.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V). For test circuit, see Figure 14.  
Symbol Parameter Conditions 40 C to +85 C  
Min  
Typ[1] Max  
40 C to +125 C Unit  
Min  
Max  
[2]  
tpd  
propagation delay nYn to nZ, nZ to nYn; see Figure 12  
VCC = 1.2 V  
-
-
-
-
-
-
25  
9
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 2.0 V  
17  
13  
10  
9
20  
15  
12  
10  
8
VCC = 2.7 V  
6
[3]  
[2]  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V  
5
4
VCC = 6.0 V  
3
7
ten  
enable time  
E, Sn to nYn, nZ; see Figure 13  
VCC = 1.2 V  
-
-
-
-
-
-
-
190  
65  
48  
30  
36  
32  
25  
-
121  
89  
-
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 2.0 V  
146  
108  
-
VCC = 2.7 V  
[3]  
[3]  
VCC = 3.0 V to 3.6 V; CL = 15 pF  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V  
71  
60  
46  
86  
73  
56  
VCC = 6.0 V  
[2]  
tdis  
disable time  
E, Sn to nYn, nZ; see Figure 13  
VCC = 1.2 V  
-
-
-
-
-
-
-
-
125  
43  
33  
22  
26  
23  
18  
57  
-
-
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
pF  
VCC = 2.0 V  
80  
59  
-
95  
71  
-
VCC = 2.7 V  
[3]  
[3]  
VCC = 3.0 V to 3.6 V; CL = 15 pF  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V  
48  
41  
32  
-
57  
49  
38  
-
VCC = 6.0 V  
[4]  
CPD  
power dissipation CL = 50 pF; fi = 1 MHz;  
capacitance VI = GND to VCC  
[1] All typical values are measured at Tamb = 25 C.  
[2]  
t
pd is the same as tPLH and tPHL  
.
ten is the same as tPZL and tPZH  
.
tdis is the same as tPLZ and tPHZ  
.
[3] Typical values are measured at nominal supply voltage (VCC = 3.3 V).  
[4] CPD is used to determine the dynamic power dissipation (PD in W).  
PD = CPD VCC2 fi N + ((CL Csw VCC2 fo) where:  
fi = input frequency in MHz, fo = output frequency in MHz  
CL = output load capacitance in pF  
Csw = maximum switch capacitance in pF;  
VCC = supply voltage in Volts  
N = number of inputs switching  
(CL VCC2 fo) = sum of the outputs.  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
11 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
10.1 Waveforms  
V
CC  
nYn or nZ  
input  
V
M
V
V
EE  
t
t
PLH  
PHL  
V
O
nZ or nYn  
output  
V
M
EE  
001aak351  
Measurement points are given in Table 9.  
OL and VOH are typical voltage output levels that occur with the output load.  
V
Fig 12. nYn, nZ to nZ, nYn propagation delays  
V
CC  
Sn, E input  
V
M
V
V
V
SS  
t
t
PLZ  
PZL  
V
O
90 %  
nYn or nZ output  
LOW-to-OFF  
OFF-to-LOW  
10 %  
EE  
t
t
PHZ  
PZH  
V
O
90 %  
nYn or nZ output  
HIGH-to-OFF  
OFF-to-HIGH  
10 %  
switch ON  
001aak352  
EE  
switch ON  
switch OFF  
Measurement points are given in Table 9.  
OL and VOH are typical voltage output levels that occur with the output load.  
V
Fig 13. Enable and disable times  
Table 9. Measurement points  
Supply voltage  
VCC  
Input  
VM  
Output  
VM  
< 2.7 V  
0.5VCC  
1.5 V  
0.5VCC  
0.5VCC  
1.5 V  
2.7 V to 3.6 V  
> 3.6 V  
0.5VCC  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
12 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
M
M
10 %  
0 V  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
V
M
M
10 %  
0 V  
t
W
V
EXT  
R
V
CC  
L
V
V
O
I
G
DUT  
R
T
C
L
R
L
V
EE  
001aak353  
Test data is given in Table 10.  
Definitions for test circuit:  
RL = Load resistance.  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
VEXT = External voltage for measuring switching times.  
Fig 14. Test circuit for measuring switching times  
Table 10. Test data  
Supply voltage Input  
Load  
CL  
VEXT  
VCC  
VI  
tr, tf  
RL  
tPHL, tPLH  
open  
tPZH, tPHZ  
VEE  
tPZL, tPLZ  
2VCC  
< 2.7 V  
VCC  
2.7 V  
VCC  
6 ns  
6 ns  
6 ns  
50 pF  
1 k  
2.7 V to 3.6 V  
> 3.6 V  
15 pF, 50 pF 1 k  
50 pF 1 k  
open  
VEE  
2VCC  
open  
VEE  
2VCC  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
13 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
10.2 Additional dynamic parameters  
Table 11. Additional dynamic characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); VI = GND or VCC (unless otherwise  
specified); tr = tf 6.0 ns; Tamb = 25 C.  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
THD  
total harmonic  
distortion  
fi = 1 kHz; CL = 50 pF; RL = 10 k; see Figure 19  
VCC = 3.0 V; VI = 2.75 V (p-p)  
VCC = 6.0 V; VI = 5.5 V (p-p)  
fi = 10 kHz; CL = 50 pF; RL = 10 k; see Figure 19  
VCC = 3.0 V; VI = 2.75 V (p-p)  
VCC = 6.0 V; VI = 5.5 V (p-p)  
CL = 50 pF; RL = 50 ; see Figure 15  
VCC = 3.0 V  
-
-
0.8  
-
-
%
%
0.4  
-
-
2.4  
1.2  
-
-
%
%
[1]  
[2]  
f(3dB)  
3 dB frequency  
response  
-
-
180  
200  
-
-
MHz  
MHz  
VCC = 6.0 V  
iso  
isolation (OFF-state)  
crosstalk voltage  
fi = 1 MHz; CL = 50 pF; RL = 600 ; see Figure 17  
VCC = 3.0 V  
-
-
50  
50  
-
-
dB  
dB  
VCC = 6.0 V  
Vct  
between digital inputs and switch;  
fi = 1 MHz; CL = 50 pF; RL = 600 ; see Figure 20  
VCC = 3.0 V  
VCC = 6.0 V  
-
-
0.11  
0.12  
-
-
V
V
[2]  
Xtalk  
crosstalk  
between switches; fi = 1 MHz; CL = 50 pF;  
RL = 600 ; see Figure 21  
VCC = 3.0 V  
VCC = 6.0 V  
-
-
60  
60  
-
-
dB  
dB  
[1] To obtain 0 dBm level at output for 1 MHz, adjust fi voltage (0 dBm = 1 mW into 50 ).  
[2] To obtain 0 dBm level at output for 1 MHz, adjust fi voltage (0 dBm = 1 mW into 600 ).  
10.2.1 Test circuits  
9
9
&&  
&&  
ꢈ5  
/
6ꢀꢋWRꢋ6ꢁ  
9 ꢋRUꢋ9  
,+ ,/  
Q<Q  
Q<Q  
VZLWFK  
Q=  
(
ꢀꢌꢁꢋ—)  
*1'ꢋ ꢋ9  
((  
ꢈ5  
/
&
/
G%  
*1'  
I
L
DDDꢀꢁꢁꢂꢃꢊꢈ  
Fig 15. Test circuit for measuring frequency response  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
14 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
001aak361  
5
(dB)  
0
5  
2
3
4
5
6
10  
10  
10  
10  
10  
10  
f (kHz)  
VCC = 3.0 V; GND = 0 V; VEE = - 3.0 V; RL = 50 ; RSOURCE = 1 k.  
Fig 16. Typical frequency response  
9
&&  
9
&&  
ꢈ5  
/
/
6ꢀꢋWRꢋ6ꢁ  
9
,+  
ꢋRUꢋ9  
,/  
Q<Q  
Q<Q  
VZLWFK  
Q=  
(
ꢀꢌꢁꢋ—)  
*1'ꢋ ꢋ9  
((  
ꢈ5  
&
/
G%  
9
&&  
I
L
DDDꢀꢁꢁꢂꢃꢊꢄ  
Fig 17. Test circuit for measuring isolation (OFF-state)  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
15 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
001aak360  
0
(dB)  
50  
100  
2
3
4
5
6
10  
10  
10  
10  
10  
10  
f (kHz)  
VCC = 3.0 V; GND = 0 V; VEE = - 3.0 V; RL = 50 ; RSOURCE = 1 k.  
Fig 18. Typical isolation (OFF-state) as function of frequency  
9
&&  
9
&&  
ꢈ5  
/
/
6ꢀꢋWRꢋ6ꢁ  
9
,+  
ꢋRUꢋ9  
,/  
Q<Q  
Q<Q  
VZLWFK  
Q=  
(
ꢁꢀꢋ—)  
*1'ꢋ ꢋ9  
((  
ꢈ5  
&
/
'
*1'  
I
L
DDDꢀꢁꢁꢂꢃꢊꢊ  
Fig 19. Test circuit for measuring total harmonic distortion  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
16 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
9
9
9
&&  
&&  
&&  
ꢈ5  
/
ꢈ5  
/
6ꢀꢋWRꢋ6ꢁ  
Q<Q  
Q<Q  
VZLWFK  
Q=  
(
*1'ꢋ ꢋ9  
((  
ꢈ5  
/
&
/
9
2
9
*
ꢈ5  
/
9
ꢋRUꢋ9  
,+ ,/  
DDDꢀꢁꢁꢂꢃꢊꢂ  
a. Test circuit  
ORJLFꢋ  
LQSXWꢋꢍ6Qꢎꢋ(ꢏ  
RIIꢋꢋ  
RQꢋꢋ  
RIIꢋꢋ  
9
9
2
FWꢋ  
ꢁꢁꢃDDMꢅꢁꢂ  
b. Input and output pulse definitions  
VI may be connected to Sn or E.  
Fig 20. Test circuit for measuring crosstalk voltage between digital inputs and switch  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
17 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
9
&&  
9
9
&&  
ꢈ5  
&&  
ꢈ5  
/
/
6ꢀꢋWRꢋ6ꢁ  
9 ꢋRUꢋ9  
,+ ,/  
Q<Q  
Q<Q  
5
/
Q=  
(
ꢀꢌꢁꢋ—)  
*1'ꢋ ꢋ9  
((  
ꢈ5  
/
9
2
&
/
ꢈ5  
/
G%  
*1'  
9
,
DDDꢀꢁꢁꢂꢃꢊꢅ  
a. Switch-on channel.  
9
9
9
9
&&  
&&  
&&  
&&  
ꢈ5  
ꢈ5  
ꢈ5  
/
/
/
6ꢀꢋWRꢋ6ꢁ  
9 ꢋRUꢋ9  
,+  
,/  
Q<Q  
Q<Q  
Q=  
(
*1'ꢋ ꢋ9  
((  
5
/
9
,
ꢈ5  
/
*1'  
ꢈ5  
/
&
/
9
G%  
2
DDDꢀꢁꢁꢂꢃꢂꢁ  
b. Switch-off channel.  
Fig 21. Test circuit for measuring crosstalk between switches  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
18 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
11. Package outline  
62ꢆꢌꢍꢇSODVWLFꢇVPDOOꢇRXWOLQHꢇSDFNDJHꢎꢇꢆꢌꢇOHDGVꢎꢇERG\ꢇZLGWKꢇꢉꢈꢏꢇPPꢇ  
627ꢆꢂꢏꢅꢆꢇ  
'ꢋ  
(ꢋ  
$ꢋ  
;ꢋ  
Fꢋ  
\ꢋ  
+ꢋ  
(ꢋ  
Yꢋ 0ꢋ  
$ꢋ  
=ꢋ  
ꢁꢅꢋ  
ꢄꢋ  
4ꢋ  
$ꢋ  
ꢈꢋ  
$ꢋ  
ꢍ$ꢋꢋꢏꢋ  
ꢉꢋ  
$ꢋ  
ꢁꢋ  
SLQꢋꢁꢋLQGH[ꢋ  
șꢋ  
/ꢋ  
Sꢋ  
/ꢋ  
ꢁꢋ  
ꢆꢋ  
Hꢋ  
Zꢋ 0ꢋ  
GHWDLOꢋ;ꢋ  
Eꢋ  
Sꢋ  
ꢀꢋ  
ꢈꢌꢊꢋ  
VFDOHꢋ  
ꢊꢋPPꢋ  
',0(16,216ꢇꢊLQFKꢇGLPHQVLRQVꢇDUHꢇGHULYHGꢇIURPꢇWKHꢇRULJLQDOꢇPPꢇGLPHQVLRQVꢋꢇ  
$ꢇ  
ꢊꢆꢋꢇ  
ꢊꢆꢋꢇ  
ꢊꢆꢋꢇ  
81,7ꢇ  
PPꢋ  
$ꢇ  
$ꢇ  
$ꢇ  
Eꢇ  
Fꢇ  
'ꢇ  
(ꢇ  
Hꢇ  
+ꢇ  
/ꢇ  
/ꢇ  
Sꢇ  
4ꢇ  
Yꢇ  
Zꢇ  
\ꢇ  
ꢀꢌꢁꢋ  
=ꢇ  
șꢋ  
ꢆꢇ  
ꢄꢇ  
ꢉꢇ  
Sꢇ  
(ꢇ  
PD[ꢈꢇ  
ꢀꢌꢈꢊꢋ ꢁꢌꢃꢊꢋ  
ꢀꢌꢁꢀꢋ ꢁꢌꢈꢊꢋ  
ꢀꢌꢃꢄꢋ ꢀꢌꢈꢊꢋ ꢁꢀꢌꢀꢋ  
ꢀꢌꢉꢅꢋ ꢀꢌꢁꢄꢋ ꢄꢌꢆꢋ  
ꢃꢌꢀꢋ  
ꢉꢌꢆꢋ  
ꢅꢌꢈꢋ  
ꢊꢌꢆꢋ  
ꢁꢌꢀꢋ  
ꢀꢌꢃꢋ  
ꢀꢌꢇꢋ  
ꢀꢌꢅꢋ  
ꢀꢌꢇꢋ  
ꢀꢌꢉꢋ  
ꢁꢌꢈꢇꢋ  
ꢀꢌꢀꢊꢋ  
ꢁꢌꢀꢊꢋ  
ꢁꢌꢇꢊꢋ  
ꢀꢌ ꢊꢋ ꢀꢌꢈꢊꢋ  
ꢀꢌꢈꢊꢋ  
ꢀꢌꢀꢁꢋ  
Rꢋ  
ꢆꢋ  
Rꢋ  
ꢀꢋ  
ꢀꢌꢀꢁꢀꢀꢋ  
ꢀꢌꢀꢀꢇꢊꢋ  
ꢀꢌꢀꢁꢀꢋ ꢀꢌꢀꢊꢇꢋ  
ꢀꢌꢀꢀꢃꢋ ꢀꢌꢀꢃꢄꢋ  
ꢀꢌꢀꢁꢄꢋ  
ꢀꢌꢀꢁꢃꢋ  
ꢀꢌꢉꢄꢋ ꢀꢌꢁꢅꢋ  
ꢀꢌꢉꢆꢋ ꢀꢌꢁꢊꢋ  
ꢀꢌꢈꢃꢃꢋ  
ꢀꢌꢈꢈꢆꢋ  
ꢀꢌꢀꢉꢄꢋ ꢀꢌꢀꢈꢆꢋ  
ꢀꢌꢀꢁꢅꢋ ꢀꢌꢀꢈꢀꢋ  
ꢀꢌꢀꢈꢆꢋ  
ꢀꢌꢀꢁꢈꢋ  
LQFKHVꢋ  
ꢀꢌꢀꢃꢁꢋ  
ꢀꢌꢀꢅꢄꢋ  
ꢀꢌꢀꢁꢋ ꢀꢌꢀꢁꢋ ꢀꢌꢀꢀꢃꢋ  
1RWHꢇ  
ꢁꢌꢋ3ODVWLFꢋRUꢋPHWDOꢋSURWUXVLRQVꢋRIꢋꢀꢌꢁꢊꢋPPꢋꢍꢀꢌꢀꢀꢅꢋLQFKꢏꢋPD[LPXPꢋSHUꢋVLGHꢋDUHꢋQRWꢋLQFOXGHGꢌꢋꢋ  
ꢇ5()(5(1&(6ꢇ  
ꢇ-('(&ꢇ ꢇ-(,7$ꢇ  
ꢋ06ꢂꢀꢁꢈꢋ  
287/,1(ꢇ  
9(56,21ꢇ  
(8523($1ꢇ  
352-(&7,21ꢇ  
,668(ꢇ'$7(ꢇ  
ꢇ,(&ꢇ  
ꢄꢄꢂꢁꢈꢂꢈꢇꢋ  
ꢀꢉꢂꢀꢈꢂꢁꢄꢋ  
ꢋ627ꢁꢀꢄꢂꢁꢋ  
ꢋꢀꢇꢅ(ꢀꢇꢋ  
Fig 22. Package outline SOT109-1 (SO16)  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
19 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
76623ꢆꢌꢍꢇSODVWLFꢇWKLQꢇVKULQNꢇVPDOOꢇRXWOLQHꢇSDFNDJHꢎꢇꢆꢌꢇOHDGVꢎꢇERG\ꢇZLGWKꢇꢁꢈꢁꢇPPꢇ  
627ꢁꢂꢉꢅꢆꢇ  
'ꢋ  
(ꢋ  
$ꢋ  
;ꢋ  
Fꢋ  
\ꢋ  
+ꢋ  
(ꢋ  
Yꢋ 0ꢋ  
$ꢋ  
=ꢋ  
ꢄꢋ  
ꢁꢅꢋ  
4ꢋ  
ꢍ$ꢋꢋꢏꢋ  
ꢉꢋ  
$ꢋ  
ꢈꢋ  
$ꢋ  
$ꢋ  
ꢁꢋ  
SLQꢋꢁꢋLQGH[ꢋ  
șꢋ  
/ꢋ  
Sꢋ  
/ꢋ  
ꢁꢋ  
ꢆꢋ  
GHWDLOꢋ;ꢋ  
Zꢋ 0ꢋ  
Eꢋ  
Sꢋ  
Hꢋ  
ꢀꢋ  
ꢈꢌꢊꢋ  
ꢊꢋPPꢋ  
VFDOHꢋ  
',0(16,216ꢇꢊPPꢇDUHꢇWKHꢇRULJLQDOꢇGLPHQVLRQVꢋꢇ  
$ꢇ  
ꢊꢆꢋꢇ  
ꢊꢄꢋꢇ  
ꢊꢆꢋꢇ  
81,7ꢇ  
PPꢋ  
$ꢇ  
ꢆꢇ  
$ꢇ  
ꢄꢇ  
$ꢇ  
ꢉꢇ  
Eꢇ  
Sꢇ  
Fꢇ  
'ꢇ  
(ꢇ  
Hꢇ  
+ꢇ  
/ꢇ  
/ꢇ  
Sꢇ  
4ꢇ  
Yꢇ  
Zꢇ  
\ꢇ  
ꢀꢌꢁꢋ  
=ꢇ  
șꢋ  
(ꢇ  
PD[ꢈꢇ  
Rꢋ  
ꢀꢌꢁꢊꢋ ꢀꢌꢄꢊꢋ  
ꢀꢌꢀꢊꢋ ꢀꢌꢆꢀꢋ  
ꢀꢌꢉꢀꢋ  
ꢀꢌꢁꢄꢋ  
ꢀꢌꢈꢋ  
ꢀꢌꢁꢋ  
ꢊꢌꢁꢋ  
ꢃꢌꢄꢋ  
ꢃꢌꢊꢋ  
ꢃꢌꢉꢋ  
ꢅꢌꢅꢋ  
ꢅꢌꢈꢋ  
ꢀꢌꢇꢊꢋ  
ꢀꢌꢊꢀꢋ  
ꢀꢌꢃꢋ  
ꢀꢌꢉꢋ  
ꢀꢌꢃꢀꢋ  
ꢀꢌꢀꢅꢋ  
ꢆꢋ  
ꢁꢌꢁꢋ  
ꢀꢌꢅꢊꢋ  
ꢁꢋ  
ꢀꢌꢈꢋ ꢀꢌꢁꢉꢋ  
ꢀꢌꢈꢊꢋ  
Rꢋ  
ꢀꢋ  
1RWHVꢇ  
ꢁꢌꢋ3ODVWLFꢋRUꢋPHWDOꢋSURWUXVLRQVꢋRIꢋꢀꢌꢁꢊꢋPPꢋPD[LPXPꢋSHUꢋVLGHꢋDUHꢋQRWꢋLQFOXGHGꢌꢋ  
ꢈꢌꢋ3ODVWLFꢋLQWHUOHDGꢋSURWUXVLRQVꢋRIꢋꢀꢌꢈꢊꢋPPꢋPD[LPXPꢋSHUꢋVLGHꢋDUHꢋQRWꢋLQFOXGHGꢌꢋ  
ꢇ5()(5(1&(6ꢇ  
ꢇ-('(&ꢇ ꢇ-(,7$ꢇ  
ꢋ02ꢂꢁꢊꢉꢋ  
287/,1(ꢇ  
9(56,21ꢇ  
(8523($1ꢇ  
352-(&7,21ꢇ  
,668(ꢇ'$7(ꢇ  
ꢇ,(&ꢇ  
ꢄꢄꢂꢁꢈꢂꢈꢇꢋ  
ꢀꢉꢂꢀꢈꢂꢁꢆꢋ  
ꢋ627ꢃꢀꢉꢂꢁꢋ  
Fig 23. Package outline SOT403-1 (TSSOP16)  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
20 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
12. Abbreviations  
Table 12. Abbreviations  
Acronym  
ESD  
Description  
ElectroStatic Discharge  
Human Body Model  
Machine Model  
HBM  
MM  
TTL  
Transistor-Transistor Logic  
13. Revision history  
Table 13. Revision history  
Document ID  
Release date  
20151022  
Data sheet status  
Change notice  
Supersedes  
74LV4052_Q100 v.3  
Modifications:  
Product data sheet  
-
74LV4052_Q100 v.2  
Descriptive title corrected (errata)  
20140915 Product data sheet  
74LV4052_Q100 v.2  
Modifications:  
-
74LV4052_Q100 v.1  
Section 2: ESD protection: MIL-STD-833 changed to MIL-STD883  
Table 1: Typo in type number corrected.  
74LV4052_Q100 v.1  
20130722  
Product data sheet  
-
-
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
21 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
14. Legal information  
14.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nexperia.com.  
Suitability for use in automotive applications — This Nexperia  
product has been qualified for use in automotive  
14.2 Definitions  
applications. Unless otherwise agreed in writing, the product is not designed,  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
malfunction of a Nexperia product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. Nexperia and its suppliers accept no liability for  
inclusion and/or use of Nexperia products in such equipment or  
applications and therefore such inclusion and/or use is at the customer's own  
risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the Nexperia product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the Nexperia  
product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Nexperia does not accept any liability related to any default,  
14.3 Disclaimers  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using Nexperia  
products in order to avoid a default of the applications and  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no  
responsibility for the content in this document if provided by an information  
source outside of Nexperia.  
the products or of the application or use by customer’s third party  
customer(s). Nexperia does not accept any liability in this respect.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall Nexperia be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of Nexperia.  
Terms and conditions of commercial sale — Nexperia  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. Nexperia hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of Nexperia products by customer.  
Right to make changes — Nexperia reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
22 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
14.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
15. Contact information  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
74LV4052_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 3 — 22 October 2015  
23 of 24  
74LV4052-Q100  
Nexperia  
Dual 4-channel analog multiplexer/demultiplexer  
16. Contents  
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 2  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
5
5.1  
5.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 4  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4  
6
7
8
Functional description . . . . . . . . . . . . . . . . . . . 5  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5  
Recommended operating conditions. . . . . . . . 6  
9
Static characteristics. . . . . . . . . . . . . . . . . . . . . 7  
Test circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
ON resistance. . . . . . . . . . . . . . . . . . . . . . . . . . 8  
On resistance waveform and test circuit. . . . . 10  
9.1  
9.2  
9.3  
10  
Dynamic characteristics . . . . . . . . . . . . . . . . . 11  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . 12  
Additional dynamic parameters . . . . . . . . . . . 14  
Test circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
10.1  
10.2  
10.2.1  
11  
12  
13  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 19  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 21  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 21  
14  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 22  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 22  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 22  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 22  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 23  
14.1  
14.2  
14.3  
14.4  
15  
16  
Contact information. . . . . . . . . . . . . . . . . . . . . 23  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24  
© Nexperia B.V. 2017. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 22 October 2015  

相关型号:

74LV4052PW-T

IC DUAL 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16, Multiplexer or Switch
NXP

74LV4052PWDH

Dual 4-channel analog multiplexer/demultiplexer
NXP

74LV4052PWDH-T

IC DUAL 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16, PLASTIC, TSSOP-16, Multiplexer or Switch
NXP

74LV4053

Triple 2-channel analog multiplexer/demultiplexer
NXP

74LV4053-Q100

Triple single-pole double-throw analog switch
NEXPERIA

74LV4053A

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS
TI

74LV4053BQ

Triple single-pole double-throw analog switch
NXP

74LV4053BQ

Triple single-pole double-throw analog switchProduction
NEXPERIA

74LV4053BQ,115

74LV4053 - Triple single-pole double-throw analog switch QFN 16-Pin
NXP

74LV4053BQ-Q100

DIFFERENTIAL MULTIPLEXER
NXP

74LV4053BQ-Q100

Triple single-pole double-throw analog switch
NEXPERIA

74LV4053D

Triple 2-channel analog multiplexer/demultiplexer
NXP