PSMN004-60B [NEXPERIA]

N-channel TrenchMOS SiliconMAX standard level FETProduction;
PSMN004-60B
型号: PSMN004-60B
厂家: Nexperia    Nexperia
描述:

N-channel TrenchMOS SiliconMAX standard level FETProduction

开关 脉冲 晶体管
文件: 总13页 (文件大小:712K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
PSMN004-60B  
N-channel TrenchMOS SiliconMAX standard level FET  
Rev. 02 — 15 December 2009  
Product data sheet  
1. Product profile  
1.1 General description  
SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in  
a plastic package using TrenchMOS technology. This product is designed and qualified for  
use in computing, communications, consumer and industrial applications only.  
1.2 Features and benefits  
„ Low conduction losses due to low  
„ Suitable for high frequency  
applications due to fast switching  
characteristics  
on-state resistance  
1.3 Applications  
„ High frequency computer motherboard  
„ OR-ing applicationss  
DC-to-DC convertors  
1.4 Quick reference data  
Table 1.  
Quick reference  
Symbol Parameter  
Conditions  
drain-source voltage Tj 25 °C; Tj 175 °C  
Min  
Typ  
Max Unit  
VDS  
ID  
-
-
-
-
60  
75  
V
A
drain current  
Tmb = 25 °C; VGS = 10 V;  
see Figure 1 and 3  
Ptot  
total power  
dissipation  
Tmb = 25 °C; see Figure 2  
-
-
-
230  
-
W
Dynamic characteristics  
QGD gate-drain charge  
VGS = 10 V; ID = 75 A;  
VDS = 48 V; Tj = 25 °C;  
see Figure 11  
54  
nC  
Static characteristics  
RDSon  
drain-source  
VGS = 10 V; ID = 25 A;  
-
3.1  
3.6  
mΩ  
on-state resistance  
Tj = 25 °C; see Figure 9 and 10  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
2. Pinning information  
Table 2.  
Pinning information  
Pin  
1
Symbol Description  
Simplified outline  
Graphic symbol  
G
D
S
D
gate  
mb  
D
[1]  
2
drain  
source  
3
G
mb  
mounting base; connected to  
drain  
mbb076  
S
2
1
3
SOT404 (D2PAK)  
[1] It is not possible to make a connection to pin 2.  
3. Ordering information  
Table 3.  
Ordering information  
Type number  
Package  
Name  
Description  
Version  
PSMN004-60B  
D2PAK  
plastic single-ended surface-mounted package (D2PAK); 3 leads (one  
lead cropped)  
SOT404  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
2 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
4. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134).  
Symbol  
VDS  
Parameter  
Conditions  
Min  
Max  
60  
Unit  
V
drain-source voltage  
drain-gate voltage  
gate-source voltage  
drain current  
Tj 25 °C; Tj 175 °C  
Tj 25 °C; Tj 175 °C; RGS = 20 kΩ  
-
VDGR  
VGS  
-
60  
V
-20  
-
20  
V
ID  
VGS = 10 V; Tmb = 100 °C; see Figure 1  
VGS = 10 V; Tmb = 25 °C; see Figure 1 and 3  
tp 10 µs; pulsed; Tmb = 25 °C; see Figure 3  
Tmb = 25 °C; see Figure 2  
75  
A
-
75  
A
IDM  
Ptot  
Tstg  
Tj  
peak drain current  
-
400  
230  
175  
175  
30  
A
total power dissipation  
storage temperature  
junction temperature  
peak gate-source voltage  
-
W
°C  
°C  
V
-55  
-55  
-30  
VGSM  
pulsed; tp 50 µs; δ = 25 %; Tj 150 °C  
Source-drain diode  
IS  
source current  
peak source current  
Tmb = 25 °C  
-
-
75  
A
A
ISM  
tp 10 µs; pulsed; Tmb = 25 °C  
400  
Avalanche ruggedness  
EDS(AL)S non-repetitive drain-source  
VGS = 10 V; Tj(init) = 25 °C; ID = 75 A;  
Vsup = 15 V; unclamped; tp = 0.1 ms; RGS = 50 Ω  
-
-
500  
75  
mJ  
A
avalanche energy  
IDS(AL)S  
non-repetitive drain-source  
avalanche current  
VGS = 10 V; Vsup = 15 V; RGS = 50 ;  
Tj(init) = 25 °C; unclamped  
03aa16  
03ah79  
120  
120  
I
der  
(%)  
P
(%)  
der  
100  
80  
80  
60  
40  
40  
20  
0
0
0
30  
60  
90  
120  
150  
T
180  
(°C)  
0
50  
100  
150  
200  
T
mb  
(°C)  
mb  
Fig 1. Normalized continuous drain current as a  
function of mounting base temperature  
Fig 2. Normalized total power dissipation as a  
function of mounting base temperature  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
3 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
03ah81  
3
10  
Limit R  
= V /I  
DS D  
DSon  
I
D
(A)  
t
p
= 10 µs  
2
10  
100 µs  
1 ms  
DC  
10  
10 ms  
100 ms  
1
2
1
10  
10  
V
DS  
(V)  
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
4 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
5. Thermal characteristics  
Table 5.  
Symbol  
Rth(j-mb)  
Thermal characteristics  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
thermal resistance from  
junction to mounting base  
see Figure 4  
-
-
0.65  
K/W  
Rth(j-a)  
thermal resistance from  
junction to ambient  
mounted on a printed circuit board;  
minimum footprint  
-
-
50  
K/W  
03af48  
1
δ = 0.5  
Z
th(j-mb)  
(K/W)  
0.2  
1  
10  
10  
10  
0.1  
0.05  
0.02  
t
p
P
2  
3  
δ =  
T
single pulse  
t
t
p
T
1
6  
5  
4  
3  
2  
1  
10  
10  
10  
10  
10  
10  
10  
t
(s)  
p
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
5 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
6. Characteristics  
Table 6.  
Symbol  
Characteristics  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
Static characteristics  
V(BR)DSS  
drain-source  
breakdown voltage  
ID = 0.25 mA; VGS = 0 V; Tj = -55 °C  
ID = 0.25 mA; VGS = 0 V; Tj = 25 °C  
54  
60  
-
-
-
V
-
-
V
VGS(th)  
gate-source threshold ID = 1 mA; VDS= VGS; Tj = -55 °C; see Figure 8  
voltage  
-
4.4  
-
V
ID = 1 mA; VDS= VGS; Tj = 175 °C; see Figure 8  
1
2
-
-
V
ID = 1 mA; VDS= VGS; Tj = 25 °C; see Figure 8  
3
4
V
IDSS  
drain leakage current  
gate leakage current  
VDS = 30 V; VGS = 0 V; Tj = 175 °C  
VDS = 30 V; VGS = 0 V; Tj = 25 °C  
VGS = 20 V; VDS = 0 V; Tj = 25 °C  
VGS = -20 V; VDS = 0 V; Tj = 25 °C  
-
500  
1
µA  
µA  
nA  
nA  
mΩ  
-
0.02  
10  
10  
6.5  
IGSS  
-
100  
100  
7.55  
-
RDSon  
drain-source on-state  
resistance  
VGS = 10 V; ID = 25 A; Tj = 175 °C;  
see Figure 9 and 10  
-
VGS = 10 V; ID = 25 A; Tj = 25 °C;  
see Figure 9 and 10  
-
3.1  
3.6  
mΩ  
Dynamic characteristics  
QG(tot)  
QGS  
QGD  
Ciss  
total gate charge  
gate-source charge  
gate-drain charge  
input capacitance  
output capacitance  
ID = 75 A; VDS = 48 V; VGS = 10 V; Tj = 25 °C;  
see Figure 11  
-
-
-
-
-
-
168  
36  
-
-
-
-
-
-
nC  
nC  
nC  
pF  
pF  
pF  
54  
VDS = 25 V; VGS = 0 V; f = 1 MHz; Tj = 25 °C;  
see Figure 12  
8300  
1050  
550  
Coss  
Crss  
reverse transfer  
capacitance  
td(on)  
tr  
td(off)  
tf  
turn-on delay time  
rise time  
VDS = 15 V; RL = 1.25 ; VGS = 10 V;  
RG(ext) = 6 ; Tj = 25 °C  
-
-
-
-
38  
-
-
-
-
ns  
ns  
ns  
ns  
74  
turn-off delay time  
fall time  
133  
75  
Source-drain diode  
VSD  
source-drain voltage  
IS = 25 A; VGS = 0 V; Tj = 25 °C; see Figure 13  
-
0.8  
1.2  
V
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
6 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
03ah82  
03ah84  
300  
100  
I
7.5 V  
8 V  
10 V  
7 V  
6.5 V  
D
T = 25 °C  
j
I
D
V
> I x R  
D
(A)  
DS  
DSon  
(A)  
80  
60  
40  
20  
0
6 V  
20V  
200  
T = 175 °C  
j
5.5 V  
5 V  
100  
25 °C  
V
= 4.5 V  
GS  
0
0
0.4  
0.8  
1.2  
1.6  
2
0
1
2
3
4
5
6
(V)  
V
(V)  
DS  
V
GS  
Fig 5. Output characteristics: drain current as a  
function of drain-source voltage; typical values  
Fig 6. Transfer characteristics: drain current as a  
function of gate-source voltage; typical values  
03aa35  
03aa32  
1  
10  
5
I
V
D
GS(th)  
(V)  
(A)  
min  
typ  
max  
2  
3  
4  
5  
6  
10  
10  
10  
10  
10  
4
max  
3
typ  
2
min  
1
0
0
2
4
6
60  
0
60  
120  
180  
V
GS  
(V)  
T (°C)  
j
Fig 7. Sub-threshold drain current as a function of  
gate-source voltage  
Fig 8. Gate-source threshold voltage as a function of  
junction temperature  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
7 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
03aa28  
03ah83  
2.4  
0.015  
R
DSon  
T = 25 °C  
a
j
(W)  
5 V  
5.5 V  
1.8  
0.01  
6 V  
1.2  
0.6  
0
6.5 V  
0.005  
V
= 20 V  
GS  
10 V  
100  
8 V  
7 V  
0
0
200  
300  
60  
0
60  
120  
180  
I
(A)  
D
T (°C)  
j
Fig 9. Drain-source on-state resistance as a function  
of drain current; typical values  
Fig 10. Normalized drain-source on-state resistance  
factor as a function of junction temperature  
03ah88  
03ah87  
5
12  
10  
V
GS  
I
= 75 A  
C
D
(V)  
(pF)  
10  
8
V
= 48 V  
DD  
4
10  
C
iss  
T = 25 °C  
j
6
3
4
10  
C
oss  
2
C
rss  
2
10  
0
1  
2
0
50  
100  
150  
200  
10  
1
10  
10  
Q
(nC)  
V
DS  
(V)  
G
Fig 11. Gate-source voltage as a function of gate  
charge; typical values  
Fig 12. Input, output and reverse transfer capacitances  
as a function of drain-source voltage; typical  
values  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
8 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
03ah86  
100  
I
S
V
= 0 V  
GS  
(A)  
80  
175 °C  
60  
40  
T = 25 °C  
j
20  
0
0.0  
0.5  
1.0  
1.5  
(V)  
V
SD  
Fig 13. Source current as a function of source-drain voltage; typical values  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
9 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
7. Package outline  
Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)  
SOT404  
A
A
E
1
mounting  
base  
D
1
D
H
D
2
L
p
1
3
c
b
e
e
Q
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
D
E
A
A
b
UNIT  
c
D
e
L
H
Q
1
1
p
D
max.  
4.50  
4.10  
1.40  
1.27  
0.85  
0.60  
0.64  
0.46  
1.60  
1.20  
10.30  
9.70  
2.90 15.80 2.60  
2.10 14.80 2.20  
mm  
11  
2.54  
REFERENCES  
JEDEC JEITA  
EUROPEAN  
PROJECTION  
OUTLINE  
VERSION  
ISSUE DATE  
IEC  
05-02-11  
06-03-16  
SOT404  
Fig 14. Package outline SOT404 (D2PAK)  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
10 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
8. Revision history  
Table 7.  
Revision history  
Document ID  
PSMN004-60B_2  
Modifications:  
Release date  
Data sheet status  
Change notice  
Supersedes  
20091215  
Product data sheet  
-
PSMN004_60P_60B-01  
The format of this data sheet has been redesigned to comply with the new identity  
guidelines of NXP Semiconductors.  
Legal texts have been adapted to the new company name where appropriate.  
Type number PSMN004-60B separated from data sheet PSMN004_60P_60B-01.  
PSMN004_60P_60B-01  
(9397 750 09156)  
20020426  
Product data  
-
-
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
11 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
9. Legal information  
9.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term 'short data sheet' is explained in section "Definitions".  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product  
status information is available on the Internet at URL http://www.nexperia.com.  
Applications— Applications that are described herein for any of these  
9.2 Definitions  
Draft— The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any  
products are for illustrative purposes only. Nexperia makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Quick reference data— The Quick reference data is an extract of the  
product data given in the Limiting values and Characteristics sections of this  
document, and as such is not complete, exhaustive or legally binding.  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Limiting values— Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) may cause permanent  
damage to the device. Limiting values are stress ratings only and operation of  
the device at these or any other conditions above those given in the  
Characteristics sections of this document is not implied. Exposure to limiting  
values for extended periods may affect device reliability.  
Short data sheet— A short data sheet is an extract from a full data sheet with  
the same product type number(s) and title. A short data sheet is intended for  
quick reference only and should not be relied upon to contain detailed and full  
information. For detailed and full information see the relevant full data sheet,  
which is available on request via the local Nexperia sales office.  
In case of any inconsistency or conflict with the short data sheet, the full data  
sheet shall prevail.  
Terms and conditions of sale— Nexperia products are sold  
subject to the general terms and conditions of commercial sale, as published  
at http://www.nexperia.com/profile/terms, including those pertaining to warranty,  
intellectual property rights infringement and limitation of liability, unless  
explicitly otherwise agreed to in writing by Nexperia. In case of  
any inconsistency or conflict between information in this document and such  
terms and conditions, the latter will prevail.  
9.3 Disclaimers  
General— Information in this document is believed to be accurate and  
reliable. However, Nexperia does not give any representations or  
warranties, expressed or implied, as to the accuracy or completeness of such  
information and shall have no liability for the consequences of use of such  
information.  
No offer to sell or license— Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Right to make changes— Nexperia reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
Export control— This document as well as the item(s) described herein may  
be subject to export control regulations. Export might require a prior  
authorization from national authorities.  
Suitability for use— Nexperia products are not designed,  
authorized or warranted to be suitable for use in medical, military, aircraft,  
space or life support equipment, nor in applications where failure or  
malfunction of a Nexperia product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. Nexperia accepts no liability for inclusion and/or use of  
Nexperia products in such equipment or applications and  
9.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
therefore such inclusion and/or use is at the customer’s own risk.  
10. Contact information  
For more information, please visit:http://www.nexperia.com  
For sales office addresses, please send an email to:salesaddresses@nexperia.com  
©
Nexperia B.V. 2017. All rights reserved  
PSMN004-60B_2  
Product data sheet  
Rev. 02 — 15 December 2009  
12 of 13  
PSMN004-60B  
Nexperia  
N-channel TrenchMOS SiliconMAX standard level FET  
11. Contents  
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1  
1.1  
1.2  
1.3  
1.4  
General description . . . . . . . . . . . . . . . . . . . . . .1  
Features and benefits. . . . . . . . . . . . . . . . . . . . .1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1  
Quick reference data . . . . . . . . . . . . . . . . . . . . .1  
2
3
4
5
6
7
8
Pinning information. . . . . . . . . . . . . . . . . . . . . . .2  
Ordering information. . . . . . . . . . . . . . . . . . . . . .2  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3  
Thermal characteristics . . . . . . . . . . . . . . . . . . .5  
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .6  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . .10  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . .11  
9
Legal information. . . . . . . . . . . . . . . . . . . . . . . .12  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . .12  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .12  
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . .12  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .12  
9.1  
9.2  
9.3  
9.4  
10  
Contact information. . . . . . . . . . . . . . . . . . . . . .12  
© Nexperia B.V. 2017. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 15 December 2009  

相关型号:

SI9130DB

5- and 3.3-V Step-Down Synchronous Converters

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1-E3

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135_11

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9136_11

Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130CG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130LG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130_11

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137DB

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137LG

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9122E

500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification Drivers

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY