PSMN1R2-25YL [NEXPERIA]
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAKProduction;
| 型号： | PSMN1R2-25YL |
| 厂家： | 
Nexperia |
| 描述： | N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAKProduction 开关 脉冲 晶体管 |
| 文件： | 总13页 (文件大小：719K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PSMN1R2-25YL
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
Rev. 01 — 25 June 2009
Product data sheet
1. Product profile
1.1 General description
Logic level N-channel MOSFET in LFPAK package qualified to 150 °C. This product is
designed and qualified for use in a wide range of industrial, communications and domestic
equipment.
1.2 Features and benefits
Advanced TrenchMOS provides low
Improved mechanical and thermal
RDSon and low gate charge
characteristics
High efficiency gains in switching
LFPAK provides maximum power
power converters
density in a Power SO8 package
1.3 Applications
DC-to-DC converters
Lithium-ion battery protection
Load switching
Motor control
Server power supplies
1.4 Quick reference data
Table 1.
Quick reference
Symbol Parameter
Conditions
drain-source voltage Tj ≥ 25 °C; Tj ≤ 150 °C
Min
Typ
Max Unit
VDS
ID
-
-
-
-
25
V
A
drain current
Tmb = 25 °C; VGS = 10 V;
see Figure 1
[1]
100
Ptot
total power
dissipation
Tmb = 25 °C; see Figure 2
-
-
-
121
150
W
Tj
junction temperature
-55
°C
Avalanche ruggedness
EDS(AL)S non-repetitive
drain-source
VGS = 10 V; Tj(init) = 25 °C;
ID = 100 A; Vsup ≤ 25 V;
RGS = 50 Ω; unclamped
-
-
677
mJ
avalanche energy
Dynamic characteristics
QGD
gate-drain charge
total gate charge
VGS = 4.5 V; ID = 25 A;
VDS = 12 V; see Figure 12;
see Figure 13
-
-
11.9
50.6
-
-
nC
nC
QG(tot)
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
Table 1.
Quick reference …continued
Symbol Parameter
Static characteristics
Conditions
Min
Typ
Max Unit
RDSon
drain-source
on-state resistance
VGS = 10 V; ID = 15 A;
Tj = 100 °C; see Figure 11
-
-
-
1.6
1.2
mΩ
mΩ
V
GS = 10 V; ID = 15 A;
0.9
Tj = 25 °C; see Figure 10
[1] Continuous current is limited by package.
2. Pinning information
Table 2.
Pinning information
Pin
1
Symbol Description
Simplified outline
Graphic symbol
S
S
S
G
D
source
source
source
gate
D
2
3
G
4
mbb076
S
mb
drain
1
2
3
4
SOT1023
(LFPAK2)
3. Ordering information
Table 3.
Ordering information
Type number
Package
Name
Description
Version
PSMN1R2-25YL
LFPAK2
Plastic single-ende surface-mounted package (LFPAK2); 4 leads
SOT1023
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
2 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
4. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDS
Parameter
Conditions
Min
Max
25
Unit
V
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
Tj ≥ 25 °C; Tj ≤ 150 °C
Tj ≥ 25 °C; Tj ≤ 150 °C; RGS = 20 kΩ
-
VDGR
VGS
-
25
V
-20
20
V
ID
VGS = 10 V; Tmb = 100 °C; see Figure 1
VGS = 10 V; Tmb = 25 °C; see Figure 1
tp ≤ 10 µs; pulsed; Tmb = 25 °C; see Figure 3
[1]
[1]
-
100
100
815
121
150
150
260
A
-
A
IDM
peak drain current
-
A
Ptot
Tstg
Tj
total power dissipation Tmb = 25 °C; see Figure 2
storage temperature
-
W
°C
°C
°C
-55
-55
-
junction temperature
Tsld(M)
peak soldering
temperature
Source-drain diode
IS
source current
peak source current
Tmb = 25 °C;
[1]
-
-
100
815
A
A
ISM
tp ≤ 10 µs; pulsed; Tmb = 25 °C
Avalanche ruggedness
EDS(AL)S non-repetitive
VGS = 10 V; Tj(init) = 25 °C; ID = 100 A; Vsup ≤ 25 V;
-
677
mJ
drain-source avalanche RGS = 50 Ω; unclamped
energy
[1] Continuous current is limited by package.
003aad139
03aa15
120
300
ID
P
der
(A)
(%)
80
200
100
0
40
0
0
50
100
150
200
0
50
100
150
200
T
mb (°C)
T
mb
(°C)
Fig 1. Continuous drain current as a function of
mounting base temperature
Fig 2. Normalized total power dissipation as a
function of mounting base temperature
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
3 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
003aad199
104
ID (A)
103
102
10
Limit Rdson = VDS / ID
10 us
100 us
DC
1 ms
10 ms
100 ms
1
10-1
10-1
1
10
102
VDS (V)
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
5. Thermal characteristics
Table 5.
Symbol
Rth(j-mb)
Thermal characteristics
Parameter
Conditions
Min
Typ
Max
Unit
thermal resistance from see Figure 4
junction to mounting
base
-
0.4
1
K/W
003aad142
1
Zth (j-mb)
(K/W)
= 0.5
δ
10-1
10-2
10-3
10-4
0.2
0.1
0.05
0.02
tp
δ =
single shot
P
T
t
tp
T
10-6
10-5
10-4
10-3
10-2
10-1
1
10
tp (s)
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
4 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
6. Characteristics
Table 6.
Symbol
Characteristics
Parameter
Conditions
Min
Typ
Max
Unit
Static characteristics
V(BR)DSS
drain-source
breakdown voltage
ID = 250 µA; VGS = 0 V; Tj = 25 °C
ID = 250 µA; VGS = 0 V; Tj = -55 °C
25
22
1.3
-
-
V
V
V
-
-
VGS(th)
gate-source threshold ID = 1 mA; VDS = VGS; Tj = 25 °C;
1.7
2.15
voltage
see Figure 8; see Figure 9
ID = 1 mA; VDS = VGS; Tj = 150 °C;
see Figure 9
0.65
-
-
-
-
V
V
ID = 1 mA; VDS = VGS; Tj = -55 °C;
see Figure 9
2.45
IDSS
drain leakage current
gate leakage current
VDS = 25 V; VGS = 0 V; Tj = 25 °C
VDS = 25 V; VGS = 0 V; Tj = 150 °C
VGS = 16 V; VDS = 0 V; Tj = 25 °C
VGS = -16 V; VDS = 0 V; Tj = 25 °C
-
-
-
-
-
-
1.5
µA
µA
nA
nA
mΩ
-
500
100
100
1.85
IGSS
-
-
RDSon
drain-source on-state
resistance
VGS = 4.5 V; ID = 15 A; Tj = 25 °C;
see Figure 10
1.2
VGS = 10 V; ID = 15 A; Tj = 100 °C;
see Figure 11
-
-
-
-
-
1.6
2.1
1.2
-
mΩ
mΩ
mΩ
Ω
VGS = 10 V; ID = 15 A; Tj = 150 °C;
-
see Figure 11
VGS = 10 V; ID = 15 A; Tj = 25 °C;
see Figure 10
0.9
0.94
RG
gate resistance
f = 1 MHz
Dynamic characteristics
QG(tot)
total gate charge
ID = 25 A; VDS = 12 V; VGS = 10 V;
see Figure 12; see Figure 13
-
-
105
-
-
nC
nC
ID = 25 A; VDS = 12 V; VGS = 4.5 V;
see Figure 12; see Figure 13
50.6
QGS
gate-source charge
ID = 25 A; VDS = 12 V; VGS = 4.5 V;
see Figure 12; see Figure 13
-
-
19.3
8.1
-
-
nC
nC
QGS(th)
pre-threshold
gate-source charge
QGS(th-pl)
post-threshold
-
4.5
-
nC
gate-source charge
QGD
gate-drain charge
-
-
11.9
2.6
-
-
nC
V
VGS(pl)
gate-source plateau
voltage
VDS = 12 V; see Figure 12
Ciss
Coss
Crss
input capacitance
output capacitance
VDS = 12 V; VGS = 0 V; f = 1 MHz;
Tj = 25 °C; see Figure 14
-
-
-
6380
1640
644
-
-
-
pF
pF
pF
reverse transfer
capacitance
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
5 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
Table 6.
Symbol
td(on)
tr
Characteristics …continued
Parameter
Conditions
Min
Typ
69
Max
Unit
ns
turn-on delay time
rise time
VDS = 12 V; RL = 0.5 Ω; VGS = 4.5 V;
RG(ext) = 5.6 Ω
-
-
-
-
-
-
-
-
125
94
ns
td(off)
tf
turn-off delay time
fall time
ns
56
ns
Source-drain diode
VSD
source-drain voltage
IS = 25 A; VGS = 0 V; Tj = 25 °C;
see Figure 15
-
0.78
1.2
V
trr
reverse recovery time
recovered charge
IS = 20 A; dIS/dt = -100 A/µs; VGS = 0 V;
VDS = 20 V
-
-
52
66
-
-
ns
Qr
nC
[1] Tested to JEDEC standards where applicable.
003aad128
003aad140
100
12
DS(on)
(mΩ)
ID
(A)
R
10
80
60
40
20
0
8
6
4
T = 150
j
C
°
25 C
°
2
0
0
1
2
3
4
0
5
10
15
20
V
GS (V)
V
GS (V)
Fig 5. Transfer characteristics: drain current as a
function of gate-source voltage; typical values
Fig 6. Drain-source on-state resistance as a function
of gate-source voltage; typical values
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
6 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
003aad131
003aab271
120
10-1
ID
10
ID
(A)
3.5
VGS (V) = 3
(A)
10-2
90
60
30
0
2.8
min
typ
max
10-3
10-4
10-5
10-6
2.6
2.4
2.2
0
1
2
V
GS (V)
3
0
1
2
3
4
V
DS (V)
Fig 8. Sub-threshold drain current as a function of
gate-source voltage
Fig 7. Output characteristics: drain current as a
function of drain-source voltage; typical values
003aac337
003aad132
10
3
2.6
RDS(on)
2.8
(mΩ)
VGS(th)
(V)
8
6
4
2
0
max
2
typ
3
min
1
3.5
VGS (V) = 10
80 100
0
-60
0
20
40
60
0
60
120
180
I
D (A)
Tj (°C)
Fig 10. Drain-source on-state resistance as a function
of drain current; typical values
Fig 9. Gate-source threshold voltage as a function of
junction temperature
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
7 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
03aa27
2
V
DS
a
I
D
1.5
V
GS(pl)
V
GS(th)
1
V
GS
Q
GS1
Q
GS2
0.5
Q
GS
Q
GD
Q
G(tot)
003aaa508
0
−60
Fig 12. Gate charge waveform definitions
0
60
120
180
T ( C)
°
j
Fig 11. Normalized drain-source on-state resistance
factor as a function of junction temperature
003aad134
003aad135
104
10
VGS
(V)
C
(pF)
Ciss
8
6
Coss
VDS = 12V
103
4
2
0
Crss
102
10-1
102
0
40
80
120
1
10
Q
G (nC)
VDS (V)
Fig 13. Gate-source voltage as a function of gate
charge; typical values
Fig 14. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
8 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
003aad133
100
IS
(A)
80
60
40
20
0
Tj = 150 °C
25 °C
0
0.2
0.4
0.6
0.8
1
V
SD (V)
Fig 15. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
9 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
7. Package outline
Plastic single-ended surface-mounted package (LFPAK2); 4 leads
SOT1023
E
1
E
A
A
b
(3×)
2
b
1
c
1
mounting
base
D
1
D
H
L
1
2
3
4
b
X
e
w
A
c
C
A
1
θ
L
p
y
C
detail X
0
2.5
5 mm
scale
Dimensions
Unit
max 1.10 0.15 0.50 4.41
(1)
(1)
(1)
E
(1)
A
A
1
b
b
1
b
2
c
c
1
D
D
1
E
1
e
H
L
L
p
w
y
θ
°
0.25 0.30 4.70 4.45 5.30 3.7
6.2 1.3 0.85
5.9 0.8 0.40
8
mm nom
min 0.95 0.00 0.35 3.62
0.85
1.27
0.25 0.1
°
0.19 0.24 4.45
4.95 3.5
0
Note
1. Plastic or metal protrusions of 0.15 mm per side are not included.
sot1023_po
References
Outline
version
European
projection
Issue date
IEC
JEDEC
JEITA
08-10-13
09-05-26
SOT1023
Fig 16. Package outline SOT1023
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
10 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
8. Revision history
Table 7.
Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
PSMN1R2-25YL_1
20090625
Product data sheet
-
-
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
11 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
9. Legal information
9.1 Data sheet status
Document status [1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term 'short data sheet' is explained in section "Definitions".
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product
status information is available on the Internet at URL http://www.nexperia.com.
Applications — Applications that are described herein for any of these
9.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) may cause permanent
damage to the device. Limiting values are stress ratings only and operation of
the device at these or any other conditions above those given in the
Characteristics sections of this document is not implied. Exposure to limiting
values for extended periods may affect device reliability.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of sale — Nexperia products are sold
subject to the general terms and conditions of commercial sale, as published
at http://www.nexperia.com/profile/terms, including those pertaining to warranty,
intellectual property rights infringement and limitation of liability, unless
explicitly otherwise agreed to in writing by Nexperia. In case of
any inconsistency or conflict between information in this document and such
terms and conditions, the latter will prevail.
9.3 Disclaimers
General — Information in this document is believed to be accurate and
reliable. However, Nexperia does not give any representations or
warranties, expressed or implied, as to the accuracy or completeness of such
information and shall have no liability for the consequences of use of such
information.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Export control — This document as well as the item(s) described herein may
be subject to export control regulations. Export might require a prior
authorization from national authorities.
Suitability for use — Nexperia products are not designed,
authorized or warranted to be suitable for use in medical, military, aircraft,
space or life support equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. Nexperia accepts no liability for inclusion and/or use of
Nexperia products in such equipment or applications and
9.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
therefore such inclusion and/or use is at the customer’s own risk.
10. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
©
Nexperia B.V. 2017. All rights reserved
PSMN1R2-25YL_1
Product data sheet
Rev. 01 — 25 June 2009
12 of 13
PSMN1R2-25YL
Nexperia
N-channel 25 V 1.2 mΩ logic level MOSFET in LFPAK
11. Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1
1.1
1.2
1.3
1.4
General description . . . . . . . . . . . . . . . . . . . . . .1
Features and benefits. . . . . . . . . . . . . . . . . . . . .1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
Quick reference data . . . . . . . . . . . . . . . . . . . . .1
2
3
4
5
6
7
8
Pinning information. . . . . . . . . . . . . . . . . . . . . . .2
Ordering information. . . . . . . . . . . . . . . . . . . . . .2
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3
Thermal characteristics . . . . . . . . . . . . . . . . . . .4
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .5
Package outline . . . . . . . . . . . . . . . . . . . . . . . . .10
Revision history. . . . . . . . . . . . . . . . . . . . . . . . .11
9
Legal information. . . . . . . . . . . . . . . . . . . . . . . .12
Data sheet status . . . . . . . . . . . . . . . . . . . . . . .12
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .12
9.1
9.2
9.3
9.4
10
Contact information. . . . . . . . . . . . . . . . . . . . . .12
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 25 June 2009
相关型号：
PSMN1R2-25YLC
100A, 25V, 0.0017ohm, N-CHANNEL, Si, POWER, MOSFET, MO-235, PLASTIC, POWER-SO8, LFPAK-4
NXP
PSMN1R2-25YLC
N-channel 25 V 1.3 mΩ logic level MOSFET in LFPAK using NextPower technologyProduction
NEXPERIA
PSMN1R2-25YLC,115
PSMN1R2-25YLC - N-channel 25 V 1.3 mΩ logic level MOSFET in LFPAK using NextPower technology SOIC 4-Pin
NXP
PSMN1R2-25YLD
N-channel 25 V, 1.2 mΩ, 230 A logic level MOSFET in LFPAK56 using NextPowerS3 TechnologyProduction
NEXPERIA
PSMN1R2-30YLC
N-channel 30 V 1.25mΩ logic level MOSFET in LFPAK using NextPower technologyProduction
NEXPERIA
PSMN1R2-30YLC,115
PSMN1R2-30YLC - N-channel 30 V 1.25mΩ logic level MOSFET in LFPAK using NextPower technology SOIC 4-Pin
NXP
PSMN1R2-30YLD
N-channel 30 V, 1.2 mΩ, 250 A logic level MOSFET in LFPAK56 using NextPowerS3 TechnologyProduction
NEXPERIA
PSMN1R2-55SLH
N-channel 55 V, 1.03 mOhm, 330 A logic level Application Specific MOSFET in LFPAK88Production
NEXPERIA
©2020 ICPDF网 联系我们和版权申明