DS64EV100SDX [NSC]
Programmable Single Equalizer; 可编程均衡器的单
| 型号： | DS64EV100SDX |
| 厂家： | 
National Semiconductor |
| 描述： | Programmable Single Equalizer |
| 文件： | 总10页 (文件大小：893K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
April 21, 2008
DS64EV100
Programmable Single Equalizer
General Description
Features
The DS64EV100 programmable equalizer provides compen-
sation for transmission medium losses and reduces the medi-
um-induced deterministic jitter for NRZ data channel. The
DS64EV100 is optimized for operation up to 10 Gbps for both
cables and FR4 traces. The equalizer channel has eight lev-
els of input equalization that can be programmed by three
control pins.
Equalizes up to 24 dB loss at 10 Gbps
Equalizes up to 22 dB loss at 6.4 Gbps
8 levels of programmable equalization
■
■
■
■
■
■
Operates up to 10 Gbps with 30” FR4 traces
Operates up to 6.4 Gbps with 40” FR4 traces
0.175 UI residual deterministic jitter at 6.4 Gbps with 40”
FR4 traces
The equalizer supports both AC and DC-coupled data paths
for long run length data patterns such as PRBS-31, and bal-
anced codes such as 8b/10b. The device uses differential
current-mode logic (CML) inputs and outputs. The
DS64EV100 is available in a 3 mm x 4 mm 14-pin leadless
LLP package. Power is supplied from either a 2.5V or 3.3V
supply.
Single 2.5V or 3.3V power supply
■
■
Supports AC or DC-Coupling with wide input common-
mode
Low power consumption: 100 mW Typ at 2.5V
Small 3 mm x 4 mm 14-pin LLP package
> 8 kV HBM ESD Rating
■
■
■
■
-40 to 85°C operating temperature range
Simplified Application Diagram
20196401
© 2008 National Semiconductor Corporation
201964
www.national.com
Pin Diagram
20196402
14-Pin LLP Package (3 mm x 4 mm x 0.8 mm, 0.5 mm pitch)
See NS Package Number SQA14A
Ordering Information
NSID
Package Type, Qty Size
Package ID
SDA14A
DS64EV100SD
DS64EV100SDX
14–pin LLP (3 mm x 4 mm x 0.8 mm, 0.5 mm pitch, reel of 1000
14–pin LLP (3 mm x 4 mm x 0.8 mm, 0.5 mm pitch, reel of 4500
SDA14A
Pin Descriptions
I/O,
Type
HIGH SPEED DIFFERENTIAL I/O
Pin Name
Pin #
Description
IN+
IN−
3
4
I, CML
Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 100Ω terminating
resistor is connected between IN+ and IN-. Refer to Figure 4.
OUT+
OUT−
12
11
O, CML
Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω
terminating resistor connects OUT+ to VDD and OUT- to VDD
.
EQUALIZATION CONTROL
BST_2
BST_1
BST_0
14
7
8
I, CMOS BST_2, BST_1, and BST_0 select the equalizer strength. BST_2 is internally pulled high. BST_1
and BST_0 are internally pulled low.
POWER
VDD
5
I, Power VDD = 2.5V ±5% or 3.3V ±10%. VDD pins should be tied to VDD plane through low inductance
path. A 0.01μF bypass capacitor should be connected between each VDD pin to GND planes.
GND
DAP
2, 6, 9, 10, I, Power Ground reference. GND should be tied to a solid ground plane through a low impedance path.
13
PAD
I, Power Ground reference. The exposed pad at the center of the package must be connected to ground
plane of the board.
OTHER
NC
1
Reserved. Do not connect.
Note: I = Input, O = Output
www.national.com
2
ESD Rating
Absolute Maximum Ratings (Note 1)
HBM, 1.5 kΩ, 100 pF
EIAJ, 0Ω, 200 pF
Thermal Resistance, θJA
No Airflow
> 8 kV
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
> 250 V
,
40 °C/W
If Military/Aerospace specified devices are required,
please contact the National Semiconductor sales offices/
distributors for availability and specifications.
Recommended Operating
Conditions
Supply Voltage (VDD
)
−0.5V to +4V
−0.5V to +4.0V
−0.5V to +4.0V
−0.5V to +4.0V
+150°C
CMOS Input Voltage
CMOS Output Voltage
CML Input/Output Voltage
Junction Temperature
Storage Temperature
Min
Typ
Max Units
Supply Voltage (Note 9)
VDD2.5 to GND
2.375
3.0
2.5
3.3
25
2.625
3.6
V
V
−65°C to +150°C
VDD3.3 to GND
Lead Temperature
Soldering, 4 sec
Ambient Temperature
−40
+85
°C
+260°C
Electrical Characteristics
Over recommended operating supply and temperature ranges unless other specified. (Notes 2, 3)
Typ
(Note 2)
Symbol
Parameter
Conditions
Min
Max
Units
POWER
P
Power Supply
Consumption
VDD3.3
VDD2.5
140
100
200
150
mW
mW
N
Supply Noise
Tolerance (Note 4)
50 Hz – 100 Hz
100 Hz – 10 MHz
10 MHz – 1.6 GHz
mVP-P
mVP-P
mVP-P
100
40
10
LVTTL DC SPECIFICATIONS
VIH
High Level Input
Voltage
VDD2.5
VDD3.3
VDD2.5
VDD3.3
1.6
2.0
V
V
VIL
Low Level Input
Voltage
−0.3
0.8
V
VOH
High Level Output
Voltage
IOH = –3 mA, VDD3.3
IOH = –3 mA, VDD2.5
IOL = 3 mA
2.4
2.0
V
V
VOL
IIN
Low Level Output
Voltage
0.4
V
Input Current
VIN = VDD
+1.8
0
+15
µA
µA
µA
VIN = GND
−15
–20
IIN-P
Input Leakage
Current with Internal
Pull-Down/Up
Resistors
VIN = GND, with internal pull-down resistors
VIN = GND, with internal pull-up resistors
+95
µA
CML RECEIVER INPUTS (IN+, IN−)
VTX
Source Transmit
AC-Coupled or DC-Coupled Requirement,
mVP-P
Launch Signal Level Differential measurement at point A.
400
1600
(IN diff)
(Figure 1)
VINTRE
VDDTX
VICMDC
Input Threshold
Voltage
Differential measurement at point B .
(Figure 1)
mVP-P
V
120
Supply Voltage of
Transmitter to EQ
DC-Coupled Requirement
VDD
1.6
Input Common-Mode DC-Coupled Requirement Differential
VDDTX-0.8
VDDTX-0.2
Voltage
measurement at point A.
(Figure 1), (Note 7)
V
3
www.national.com
Typ
(Note 2)
Symbol
RLI
RIN
Parameter
Conditions
Min
Max
Units
Differential Input
Return Loss
100 MHz – 3.2 GHz, with fixture’s effect de-
embedded
10
dB
Input Resistance
Differential Across IN+ and IN-. (Figure 4)
85
100
115
Ω
CML OUTPUTS (OUT+, OUT−)
VOD
Output Differential
Voltage Level (OUT
diff)
Differential measurement with OUT+ and OUT-
terminated by 50Ω to GND, AC-Coupled
(Figure 2)
mVP-P
550
620
725
VOCM
Output Common-
Mode Voltage
Single-ended measurement DC-Coupled with
VDD-0.2
VDD-0.1
V
50Ω terminations
(Note 7)
tR, tF
Transition Time
20% to 80% of differential output voltage,
measured within 1” from output pins.
(Figure 2)
20
42
60
58
ps
(Note 7)
RO
Output Resistance
Single-ended to VDD
50
10
Ω
RLO
Differential Output
Return Loss
100 MHz – 1.6 GHz, with fixture’s effect de-
embedded. IN+ = static high.
dB
tPLHD
Differential Low to
High Propagation
Delay
Propagation delay measurement at 50% VOD
between input to output, 100 Mbps
(Figure 3), (Note 7)
240
240
ps
ps
tPHLD
Differential High to
Low Propagation
Delay
EQUALIZATION
DJ1
DJ2
DJ3
DJ4
RJ
Residual
30” of 6 mil microstrip FR4, EQ Setting 0x06,
Deterministic Jitter at PRBS-7 (27-1) pattern
10 Gbps
UIP-P
UIP-P
UIP-P
0.20
0.17
0.12
(Note 5, 6)
Residual
40” of 6 mil microstrip FR4, EQ Setting 0x06,
Deterministic Jitter at PRBS-7 (27-1) pattern
6.4 Gbps
0.26
0.20
0.16
(Note 5, 6)
Residual
40” of 6 mil microstrip FR4, EQ Setting 0x07,
Deterministic Jitter at PRBS-7 (27-1) pattern
5 Gbps
(Note 5, 6)
Residual
40” of 6 mil microstrip FR4, EQ Setting 0x07,
Deterministic Jitter at PRBS-7 (27-1) pattern
2.5 Gbps
UIP-P
psrms
0.10
0.5
(Note 5, 6)
(Note 7, 8)
Random Jitter
Note 1: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability
and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in
the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the
device should not be operated beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of –40°C to +125°C. Models
are validated to Maximum Operating Voltages only.
Note 2: Typical values represent most likely parametric norms at VDD = 3.3V or 2.5V, TA = 25°C., and at the Recommended Operation Conditions at the time of
product characterization and are not guaranteed.
Note 3: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified
or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 4: Allowed supply noise (mVP-P sine wave) under typical conditions.
Note 5: Specification is guaranteed by characterization at optimal boost setting and is not tested in production.
Note 6: Deterministic jitter is measured at the differential outputs (point C of Figure 1), minus the deterministic jitter before the test channel (point A of Figure 1).
Random jitter is removed through the use of averaging or similar means.
Note 7: Measured with clock-like {11111 00000} pattern.
Note 8: Random jitter contributed by the equalizer is defined as sqrt (JOUT2 – JIN2). JOUT is the random jitter at equalizer outputs in psrms, see point C of Figure 1;
JIN is the random jitter at the input of the equalizer in psrms, see Figure 1.
Note 9: The VDD2.5 is VDD = 2.5V ± 5% and VDD3.3 is VDD = 3.3V ± 10%.
www.national.com
4
20196403
FIGURE 1. Test Setup Diagram
20196404
FIGURE 2. CML Output Transition Times
20196405
FIGURE 3. Propagation Delay Timing Diagram
20196416
FIGURE 4. Simplified Receiver Input Termination Circuit
5
www.national.com
The equalizer channel consists of an equalizer stage, a lim-
iting amplifier, a DC offset correction block, and a CML driver
as shown in Figure 5.
DS64EV100 Applications
Information
The DS64EV100 is a programmable equalizer optimized for
operation up to 10 Gbps for backplane and cable applications.
20196406
FIGURE 5. Simplified Block Diagram
EQUALIZER BOOST CONTROL
exclusively on one layer of the board, particularly for the input
traces. The use of vias should be avoided if possible. If vias
must be used, they should be used sparingly and must be
placed symmetrically for each side of a given differential pair.
Route the CML signals away from other signals and noise
sources on the printed circuit board. See AN-1187 for addi-
tional information on LLP packages.
The equalizer channel supports eight programmable levels of
equalization boost, and is controlled by the Boost Set pins
(BST_[2:0]) in accordance with Table 1. The eight levels of
boost settings enables the DS64EV100 to address a wide
range of media loss and data rates.
TABLE 1. EQ Boost Control Table
POWER SUPPLY BYPASSING
6 mil
24 AWG Channel Channel
BST_N
Loss at Loss at 5 [2, 1, 0]
3.2 GHz GHz (dB)
(db)
Two approaches are recommended to ensure that the
DS64EV100 is provided with an adequate power supply.
First, the supply (VDD) and ground (GND) pins should be con-
nected to power planes routed on adjacent layers of the
printed circuit board. The layer thickness of the dielectric
should be minimized so that the VDD and GND planes create
a low inductance supply with distributed capacitance. Sec-
ond, careful attention to supply bypassing through the proper
use of bypass capacitors is required. A 0.01μF bypass ca-
pacitor should be connected to each VDD pin such that the
capacitor is placed as close as possible to the DS64EV100.
Smaller body size capacitors can help facilitate proper com-
ponent placement. Additionally, three capacitors with capac-
itance in the range of 2.2 μF to 10 μF should be incorporated
in the power supply bypassing design as well. These capac-
itors can be either tantalum or an ultra-low ESR ceramic and
should be placed as close as possible to the DS64EV100.
Microstri Twin-AX
p FR4
Trace
Length
(in)
Cable
Length
(m)
0
0
2
3
4
5
0
5
0
0 0 0
0 0 1
0 1 0
0 1 1
5
6
10
15
20
7.5
10
10
14
18
12.5
1 0 0
(Default)
25
30
40
6
7
15
17
22
21
24
30
1 0 1
1 1 0
1 1 1
10
DC COUPLING
GENERAL RECOMMENDATIONS
The DS64EV100 supports both AC coupling with external ac
coupling capacitor, and DC coupling to its upstream driver, or
downstream receiver. With DC coupling, users must ensure
the input signal common mode is within the range of the elec-
trical specification VICMDC and the device output is terminated
The DS64EV100 is a high performance circuit capable of de-
livering excellent performance. Careful attention must be paid
to the details associated with high-speed design as well as
providing a clean power supply. Refer to the LVDS Owner’s
Manual for more detailed information on high-speed design
tips to address signal integrity design issues.
with 50 Ω to VDD
.
PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL
PAIRS
The CML inputs and outputs must have a controlled differen-
tial impedance of 100Ω. It is preferable to route CML lines
www.national.com
6
Typical Performance Eye Diagrams and Curves
20196407
20196408
Figure 5. Equalized Signal
(40 in FR4, 2.5 Gbps, PRBS7, 0x07 Setting)
Figure 6. Equalized Signal
(40 in FR4, 5 Gbps, PRBS7, 0x07 Setting)
20196409
20196410
Figure 7. Equalized Signal
(40 in FR4, 6.4 Gbps, PRBS7, 0x06 Setting)
Figure 8. Equalized Signal
(40 in FR4, 6.4 Gbps, PRBS31, 0x06 Setting)
20196411
20196412
Figure 9. Equalized Signal
(30 in FR4, 10 Gbps, PRBS7, 0x06 Setting)
Figure 10. Equalized Signal
(10m 24 AWG Twin-AX Cable, 6.4 Gbps, PRBS7, 0x06 Setting)
7
www.national.com
20196413
Figure 11. Equalized Signal
(32 in Tyco XAUI Backplane, 6.25 Gbps, PRBS7, 0x06 Setting)
20196414
Figure 12. DJ vs. EQ Setting (6.4 Gbps)
20196415
Figure 13. DJ vs. EQ Setting (10 Gbps)
www.national.com
8
Physical Dimensions inches (millimeters) unless otherwise noted
14-Pin Leadless LLP Package (3 mm x 4 mm x 0.8 mm, 0.5 mm pitch)
Order Number DS64EV100SD
NS Package Number SDA14A
9
www.national.com
Notes
For more National Semiconductor product information and proven design tools, visit the following Web sites at:
Products
www.national.com/amplifiers
Design Support
Amplifiers
WEBENCH
www.national.com/webench
www.national.com/AU
Audio
www.national.com/audio
www.national.com/timing
www.national.com/adc
Analog University
App Notes
Clock Conditioners
Data Converters
Displays
www.national.com/appnotes
www.national.com/contacts
www.national.com/quality/green
www.national.com/packaging
Distributors
www.national.com/displays
www.national.com/ethernet
www.national.com/interface
www.national.com/lvds
Green Compliance
Packaging
Ethernet
Interface
Quality and Reliability www.national.com/quality
LVDS
Reference Designs
Feedback
www.national.com/refdesigns
www.national.com/feedback
Power Management
Switching Regulators
LDOs
www.national.com/power
www.national.com/switchers
www.national.com/ldo
LED Lighting
PowerWise
www.national.com/led
www.national.com/powerwise
Serial Digital Interface (SDI) www.national.com/sdi
Temperature Sensors
Wireless (PLL/VCO)
www.national.com/tempsensors
www.national.com/wireless
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION
(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY
OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO
SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,
IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT
NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL
PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR
APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND
APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE
NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO
LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE
AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR
PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY
RIGHT.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected
to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other
brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright© 2008 National Semiconductor Corporation
For the most current product information visit us at www.national.com
National Semiconductor
Americas Technical
Support Center
Email:
new.feedback@nsc.com
Tel: 1-800-272-9959
National Semiconductor Europe
Technical Support Center
Email: europe.support@nsc.com
German Tel: +49 (0) 180 5010 771
English Tel: +44 (0) 870 850 4288
National Semiconductor Asia
Pacific Technical Support Center
Email: ap.support@nsc.com
National Semiconductor Japan
Technical Support Center
Email: jpn.feedback@nsc.com
www.national.com
相关型号：
DS64EV400/NOPB
IC TELECOM-LINE EQUALIZER, PQCC48, 7 X 7 MM, LEAD FREE, LLP-48, Analog Transmission Interface
NSC
©2020 ICPDF网 联系我们和版权申明