EM6605 [NSC]
4 bit Microcontroller; 4位微控制器
| 型号： | EM6605 |
| 厂家： | 
National Semiconductor |
| 描述： | 4 bit Microcontroller |
| 文件： | 总43页 (文件大小：555K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
(0ꢀ0,&52(/(&7521,&ꢁ0$5,1ꢀ6$
EM6605 - 4 bit Microcontroller
Figure 1.Architecture
Features
•
Low Power - typical 4.0µA active mode
- typical 2.5µA standby mode
- typical 0.3µA sleep mode
@ 1.8V, 32kHz, 25 °C
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Low Voltage - 1.8 to 5.5V
RC oscillator 30 - 300kHz
buzzer - three tone
ROM
RAM
- 2k × 16 (Mask Programmed)
- 96 × 4 (User Read/Write)
2 clocks per instruction cycle
RISC architecture
4 software configurable 4-bit ports
Up to 16 inputs
(4 ports)
Up to 12 outputs (3 ports)
Serial (Output) Write buffer - SWB
Voltage level detection
Analogue watchdog
Timer watchdog
8 bit timer / event counter
Internal interrupt sources (timer, event
counter, prescaler)
•
External interrupt sources (portA + portC)
Figure 2.Pin Configuration
Description
The EM66XX series is an advanced single chip low
cost, mask programmed CMOS 4-bit microcontroller.
It contains ROM, RAM, watchdog timer, oscillation
detection circuit, combined timer / event counter,
prescaler, voltage level detector and a number of
clock functions. Its low voltage and low power
operation make it the most suitable controller for
battery, stand alone and mobile equipment. The
EM66XX series is manufactured using EM’s
Advanced Low Power CMOS Process.
Typical Applications
•
•
•
•
•
•
•
sensor interfaces
domestic appliances
security systems
automotive controls
TV & audio remote controls
measurement equipment
R/F and IR. control
© EM Microelectronic-Marin SA, 2/99, Rev. B/243
1
EM6605
EM6605 at a glance
•
4-Bit Input/Output PortC
- Input or Output port as a whole port
- Debounced or direct input selectable (reg.)
- Interrupt request on input’s rising or falling edge,
selectable by register.
- Pull-up, pull-down or none, selectable by
metal mask if used as input
•
Power Supply
- Low Voltage, low power architecture
including internal voltage regulator
- 1.8V ... 5.5 V battery voltage
- 4.0ꢀ$ꢁLQꢁDFWLYHꢁPRGH
- 2.5ꢀ$ꢁꢁLQꢁVWDQGE\ꢁPRGH
- 0.3ꢀ$ꢁꢁLQꢁVOHHSꢁPRGH
- CMOS or N-channel open drain mode
@ 1.8V, 32kHz, 25 °C
- RC oscillator from 30-300kHz
•
4-Bit Input/Output PortD
- Input or Output port as a whole port
- Pull-up, Pull-down or none, selectable by metal
mask if used as Input
•
RAM
- 96 x 4 bit, direct addressable
- CMOS or N-channel open drain mode
- Serial Write Buffer clock and data output
•
ROM
- 2048 x 16 bit metal mask programmable
•
Serial (output) Write Buffer
•
CPU
- max. 256 bits long clocked with
ck[15]/ck[14]/ck[12]/ck[11] = 16/8/2/1kHz
- automatic send mode
- interactive send mode : interrupt request
when buffer is empty
- 4 bit RISC architecture
- 2 clock cycles per instruction
- 72 basic instructions
•
Main Operating Modes and Resets
- Active mode
- Standby mode
- Sleep mode
- Initial reset on Power-On (POR)
- External reset pin
- Watchdog timer (time-out) reset
- Oscillation detection watchdog reset
- Reset with input combination on PortA
(metal option)
(CPU is running)
(CPU in Halt)
(No clock, Reset State)
•
RCoscillator
- RC oscillator with an external resistor for
frequency adjustment in range from
30kHz to 300kHz
- Production tolerance ±20%
- Temperature toll. ±5%, -20°C<T<70°C
•
Buzzer Output
- if used output on PB0
- 3 tone buzzer - 1kHz, 2kHz, 2.66kHz @32kHz
•
Supply Voltage Level Detector
- 3 software selectable levels defined by user
between 1.9V and 4.5V)
- Busy flag during measure
- Active only on request during measurement to
reduce power consumption
•
Prescaler
- 15 stage system clock divider down to 1 Hz
- 3 interrupt requests : 1Hz/8Hz/32Hz
- Prescaler reset ck[14]-ck[1] (from 8kHz-1Hz)
•
8-bit Timer / Event Counter
•
4-Bit Input PortA
- 8-bit auto-reload count-down timer
- 6 different clocks from prescaler
- or event counter from the PA3 input
- parallel load
- Direct input read
- Debounced or direct input selectable (reg.)
- Interrupt request on input’s rising or falling edge,
selectable by register.
- Pull-down or none, selectable by met. mask
- Software test variables for conditional jumps
- PA3 input for the event counter
- Reset with input combination on PortA
(metal option)
- interrupt request when comes to 00 hex.
•
Interrupt Controller
- 4 external interrupt sources from PortA
- 3 internal interrupt sources, prescaler, timer and
Serial Write Buffer
- each interrupt request is individually maskable
- interrupt request flag is cleared automatically on
register read
•
4-Bit Input/Output PortB
- separate input or output selection by register
- Pull-up, Pull-down or none, selectable by metal
mask if used as Input
- Buzzer output on PB0
NOTE: All frequencies on this page are related to 32.7kHz typical system clock
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
2
EM6605
Table of Contents
16.5.
17.
PULL UP / DOWN RESISTORS................... 35
Electrical specifications .............................. 36
ABSOLUTE MAXIMUM RATINGS .................. 36
STANDARD OPERATING CONDITIONS ........ 36
HANDLING PROCEDURES ......................... 36
DC CHARACTERISTICS - POWER SUPPLY.. 36
DC CHARACTERISTICS - IN/OUT PINS ....... 37
DC CHARACTERISTICS - S V D LEVELS .... 38
RC OSCILLATOR..................................... 39
INPUT TIMING CHARACTERISTICS .............. 39
Die: Pad Location Diagram ......................... 40
Packages ...................................................... 41
CHIP marking :............................................. 43
CUSTOMER MARKING : ......................... 43
ORDERING information :............................. 43
PACKAGED DEVICE ORDERING.................. 43
DIE FORM ORDERING.............................. 43
1.
Operating modes................................................ 5
STANDBY MODE ......................................... 5
SLEEP MODE............................................... 5
Power Supply...................................................... 5
Reset ................................................................... 6
OSCILLATION DETECTION CIRCUIT ................... 6
RESET PIN .................................................... 6
INPUT PORT (PA0..PA3) RESET ................... 7
WATCHDOG TIMER RESET............................ 7
CPU STATE AFTER RESET ........................... 7
Oscillator............................................................. 8
PRESCALER .................................................. 8
Watchdog timer.................................................. 9
INPUT and OUTPUT ports............................... 10
PORTA ....................................................... 10
PORTA REGISTERS...................................... 11
PORTB ....................................................... 12
PORTB REGISTERS...................................... 12
PORTC ....................................................... 13
PORTC REGISTERS...................................... 13
PORTD ....................................................... 15
PORTD REGISTERS...................................... 15
BUZZER............................................................. 16
BUZZER REGISTER ...................................... 16
Timer/Event Counter ........................................ 17
TIMER/COUNTER REGISTERS ........................ 18
Interrupt Controller .......................................... 19
INTERRUPT CONTROL REGISTERS.................. 19
Supply Voltage Level Detector (SVLD)....... 21
SVLD REGISTER..................................... 21
Serial (Output) Write Buffer - SWB ............. 22
SWB AUTOMATIC SEND MODE ................. 24
SWB INTERACTIVE SEND MODE ............... 26
STroBe / RESet Output................................ 27
Test at EM - Active Supply Current test...... 27
Metal Mask Options ..................................... 27
Peripheral memory map .............................. 29
Measured Electrical Behaviors ................... 31
IDD CURRENT ........................................ 31
FREQUENCY ........................................... 32
REGULATED VOLTAGE ............................. 32
OUTPUT CURRENTS................................. 33
1.1.
1.2.
2.
17.1.
17.2.
17.3.
17.4.
17.5.
17.6.
17.7.
17.8.
18.
19.
20.
20.1.
21.
21.1.
21.2.
3.
3.1.
3.2.
3.3.
3.4.
3.5.
4.
4.1.
5.
6.
6.1.
6.2.
6.3.
6.4.
6.5.
6.6.
6.7.
6.8.
7.
7.1.
8.
8.1.
9.
9.1.
10.
10.1.
11.
11.1.
11.2.
12.
13.
14.
15.
16.
16.1.
16.2.
16.3.
16.4.
Table of Figures
Figure 1.Architecture..................................................... 1
Figure 2.Pin Configuration............................................. 1
Figure 3.Typical Configuration....................................... 4
Figure 4.Mode Transition diagram................................. 5
Figure 5.System reset generation ................................. 6
Figure 6.Port A............................................................ 11
Figure 7.Port B............................................................ 12
Figure 8.Port C............................................................ 14
Figure 9.Port D............................................................ 15
Figure 10.Timer / Event Counter ................................. 17
Figure 11.Interrupt Request generation....................... 20
Figure 12.Serial write buffer ........................................ 23
Figure 13.Automatic Serial Write Buffer transmission . 24
Figure 14.Interactive Serial Write Buffer transmission. 26
Figure 15. EM6605 PAD Location Diagram................. 40
Figure 16. Dimensions of DIP24 Package – “A”......... 41
Figure 17. Dimensions of TSSOP24 Package – “F” ... 42
Figure 18.Dimensions of SOIC24 Package – “B” ....... 42
EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than
circuitry entirely embodied in an EM Microelectronic-Marin SA product. EM Microelectronic-Marin SA
reserves the right to change the circuitry and specifications without notice at any time. You are strongly
urged to ensure that the information given has not been superseded by a more up-to-date version.
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
3
EM6605
Table 1. Pin Description
Pin Number Pin Name
Function
Remarks
1
2
3
4
5
6
7
8
9
10*
11
12
13
14
15
16
17
18
19
20
21
22
23
24
port A, 0
port A, 1
port A, 2
port A, 3
port B, 0
port B, 1
port B, 2
port B, 3
test
input 0 port A
input 1 port A
input 2 port A
input 3 port A
input / output 0 port B
input / output 1 port B
input / output 2 port B
input / output 3 port B
test input terminal
RC external resistor
interrupt request; tvar 1
interrupt request; tvar 2
interrupt request; tvar 3
interrupt request; event counter input
buzzer output
for EM test purpose only
typically 120kOhm - 330kOhm
connect it at Vss - Ground
RCin
RCout/NC RC output frequency
Vss
negative power supply terminal
STB/RST strobe / reset status
µC reset state + port B, C, D, write
interrupt request
interrupt request
interrupt request
interrupt request
port C, 0
port C, 1
port C, 2
port C, 3
port D, 0
port D, 1
port D, 2
port D, 3
reset
input / output 0 port C
input / output 1 port C
input / output 2 port C
input / output 3 port C
input / output 0 port D
input / output 1 port D
input / output 2 port D
input / output 3 port D
reset terminal
SWB Serial Clock Output
SWB Serial Data Output
Active high (internal pull-down)
Needs typ. 100nF capacitor tw. Vss
Vreg
Vdd
internal voltage regulator
positive power supply terminal
Figure 3.Typical Configuration
•
RCin node is hi impedance node and the connection towards Rext to fix the frequency
should be as short as possible. Treat this node as Quartz node.
For Vdd less then 2.0V it is recommended that Vdd is connected directly to Vreg
For Vdd>2.2V then the configuration shown in Fig.3 should be used.
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
4
EM6605
1.Operating modes
The EM6605 has two low power dissipation modes:
STANDBY and SLEEP. Figure 4 is a transition diagram
for these modes.
Figure 4.Mode Transition diagram
1.1.STANDBY Mode
Executing a HALT instruction puts the EM6605 into
STANDBY mode. The voltage regulator, oscillator,
Watchdog timer, interrupts and timer/event counter are
operating. However, the CPU stops since the clock
related to instruction execution stops. Registers, RAM,
and I/O pins retain their states prior to STANDBY mode.
STANDBY is cancelled by a RESET or an Interrupt
request if enabled.
Table 2 : shows the state of the EM6605 functions in
STANDBY and SLEEP modes.
Table 2.StandBy and Sleep Activities
FUNCTION
STANDBY SLEEP
Oscillator
Instruction Execution Stopped
Registers and Flags Retained
Interrupt Functions
RAM
Timer/Counter
Watchdog
I/O pins
Active
Stopped
Stopped
Reset
1.2.SLEEP Mode
Writing to the SLEEP bit in the IntRq register puts the
EM6605 in SLEEP mode. The oscillator stops and most
functions of the EM6605 are inactive. To be able to write
the SLEEP bit, the SLmask bit must first be set to 1. In
SLEEP mode only the voltage regulator and RESET
input are active. The RAM data integrity is maintained.
SLEEP mode may be cancelled only by a RESET at the
terminal pin of the EM6605. The RESET must be high
for at least 2µsec.
Active
Retained
Active
Active
Active
Stopped
Retained
Stopped
Stopped
High-Z or
Retained
Stopped
Active
Supply VLD
Reset pin
Stopped
Active
Due to the cold start characteristics of the oscillator, waking up from SLEEP mode may take some time to
guarantee that the oscillator has started correctly. During this time the circuit is in RESET and the strobe
output STB/RST is high. Waking up from SLEEP mode clears the SLEEP flag but not the SLmask bit. By
reading SLmask one can therefore determine if the EM6605 was powered up (SLmask = 0), or woken
from SLEEP mode (SLmask = 1).
2.Power Supply
The EM6605 is supplied by a single external power supply between Vdd and Vss, the circuit reference
being at Vss (ground). A built-in voltage regulator generates Vreg providing regulated voltage for the
oscillator and internal logic. Output drivers are supplied directly from the external supply Vdd. A typical
connection configuration is shown in Figure 3.
For Vdd less then 2.0V it is recommended that Vdd is connected directly to Vreg
For Vdd>2.2V then the configuration shown in Fig.3 should be used.
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
5
EM6605
3. Reset
To initialise the EM6605, a system RESET must be executed. There are four methods of doing this:
(1)
(2)
(3)
Initial RESET from the oscillation detection circuit.
External RESET from the RESET PIN.
External RESET by simultaneous high input to terminals PA0..PA3.
(Combinations defined by metal option)
(4)
Watchdog RESET (software option).
During any of these RESET’s the STB/RST output pin is high.
Figure 5.System reset generation
3.1.Oscillation detection circuit
At power on, the built-in voltage regulator starts to follow the supply voltage until Vdd becomes higher than
Vreg. Since it is Vreg which supplies the oscillator and this needs time to stabilise, Power-On-Reset with
the oscillation detection circuit therefore counts the first 64 or 128 oscillator clocks after power-on and
holds the system in RESET. The system will consequently remain in RESET during Cold Start time - tCoSt
(see table 6) for at least 2msec or 4msec second after power up from the 32kHz clock (*f1) - see Table 6
for frequencies.
After power up the Analogue Watchdog circuit monitors the oscillator. If it stops for any reason other then
SLEEP mode, then a RESET is generated and the STB/RES pin is driven high.
3.2.Reset Pin
During active or STANDBY mode the RESET terminal has a debouncer to reject noise and therefore must
be active high for at least 2ms = tdebS / 16ms = tdebL (*f1) (CLK = 32kHz) - software selectable by DebCK
in CIRQD register. (see / Table 32)
At power on, or when cancelling SLEEP mode, the debouncer is not active and so RESET must satisfy the
filter time constant (typ. 1µsec) such that the RESET must be active high for at least 2µsec.
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
6
EM6605
3.3.Input port (PA0..PA3) RESET
With a mask option it is possible to choose from four PortA reset combinations. The selected ports must be
simultaneously high for at least 2ms = tdebS / 16ms = tdebL (*f1) (CLK = 32kHz) due to the presence of
debouncers. Note also, that RESET with port A is not possible during SLEEP mode.
Below are the combinations of Port A (PA0..PA3) inputs which can be used to generate a RESET. They
can be selected by metal « PortA RESET » mask option described in chapter 14.
Table 3.PortA Inputs RESET options
Function
Option A no inputs RESET
Opt. Code
RA0
Option B RESET = PA0 * PA1
Option C RESET = PA0 * PA1 * PA2
Option D RESET = PA0 * PA1 * PA2 * PA3
RA1
RA2
RA3
3.4. Watchdog Timer RESET
The Watchdog Timer RESET is a software option and if used it will generate a RESET if it is not cleared.
See section 5. Watchdog timer for details.
Table 4.Watchdog-Timer Option
Watchdog Function
NoWD bit in Option register
Without Watchdog Time-out reset
With Watchdog Time-out reset
1
0
3.5.CPU State after RESET
RESET initialises the CPU as shown in the Table below.
Table 5.Initial Value After RESET
name
bits
12
12
12
2
symbol
PC0
PC1
PC2
SP
initial value
$000 (as a result of Jump 0)
undefined
undefined
SP(0) selected
undefined
Program counter 0
Program counter 1
Program counter 2
stack pointer
index register
Carry flag
7
1
IX
CY
undefined
Zero flag
1
Z
undefined
HALT
Instruction register
periphery registers
1
16
4
HALT
IR
0
Jump 0
see peripheral memory map
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
7
EM6605
4.Oscillator
A built-in RC oscillator circuit generates the system operating clock ck[16] for the CPU and peripheral
circuits with the help of an externally connected resistor (between RCin and Vss) which determins the
frequency and a capacitor for better frequency stability. The oscillator circuit is supplied by the regulated
voltage, Vreg. In SLEEP mode the oscillator is stopped.
NOTE: Because the frequency can be selected by the user with an external resistor in a range from 30kHz
- 130kHz (LF range) or 100kHz - 330kHz (HF range) there is a table of corresponding frequencies for 3
different system clock frequencies. From now on besides each freq. name ck[x] there will be also an
example for 32 768 Hz system clock marked by (*f1) to indicate first - lowest frequency.
Table 6. Prescaler clock name definitions and frequency examples
function
system clock
sys. clock / 2
sys. clock / 4
sys. clock / 8
sys. clock / 16
sys. clock / 32
sys. clock / 64
sys. clock / 128
sys. clock / 256
sys. clock / 512
sys. clock / 1024
sys. clock / 2048
sys. clock / 4096
sys. clock / 8192
Name
ck[16]
ck[15]
ck[14]
ck[13]
ck[12]
ck[11]
ck[10]
ck[9]
ck[8]
ck[7]
ck[6]
ck[5]
frequency 1 (*f1) frequency 2 (*f2)
frequency 3 (*f3)
327 680 Hz
163 480 Hz
81 920 Hz
40 960 Hz
20 480 Hz
10 240 Hz
5 120 Hz
32 768 Hz
16 348 Hz
8 192 Hz
4 096 Hz
2 048 Hz
1 024 Hz
512 Hz
256 Hz
128 Hz
64 Hz
131 072 Hz
65 536 Hz
32 768 Hz
16 348 Hz
8 192 Hz
4 096 Hz
2 048 Hz
1 024 Hz
512 Hz
2 560 Hz
1 280 Hz
640 Hz
320 Hz
160 Hz
80 Hz
40 Hz
256 Hz
32 Hz
128 Hz
16 Hz
64 Hz
ck[4]
ck[3]
8 Hz
32 Hz
4 Hz
16 Hz
sys. clock / 16384 ck[2]
sys. clock / 32768 ck[1]
2 Hz
1 Hz
8 Hz
4 Hz
20 Hz
10 Hz
debouncer - long
debouncer - short tdebS
cold start delay
1st buzzer freq.
2nd buzzer freq.
3rd buzzer freq.
tdebL
16 msec
2 msec
~ 2 msec
1 024 Hz
2 048 Hz
2 667 Hz
4 msec
1.6 msec
0.2 msec
~ 0.7 msec
10 240/ *1 280 Hz
20 480/ *2 560 Hz
26 667 Hz
0.5 msec
~ 1 msec
4 096 / *512 Hz
8 192 / *1 024 Hz
10 667 Hz
tCoSt
ck[buz1]
ck[buz2]
ck[buz3]
buzzer frequencies for Hi frequency system clock have metal option
4.1.Prescaler
The input to the prescaler is the system clock signal.
The prescaler consists of a fifteen element divider chain
which delivers clock signals for the peripheral circuits
such as the timer/counter, buzzer, I/O debouncers and
edge detectors, as well as generating prescaler
interrupts.
Table 7.Prescaler interrupt source
Interrupt frequency
mask(no interrupt)
ck[1] (1Hz *f1)
ck[4] (8Hz *f1)
ck[6] (32Hz *f1)
PSF1
PSF0
0
0
1
1
0
1
0
1
The frequency of prescaler interrupts is software selectable, as shown in Table 7
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
8
EM6605
Table 8.Prescaler control register - PRESC
Bit
3
2
1
0
Name
MTim
PRST
PSF1
PSF0
Reset
0
-
0
0
R/W
R/W
R/W
R/W
R/W
Description
Timer/Counter Interrupt Mask
Prescaler reset
Prescaler Interrupt select 1
Prescaler Interrupt select 0
5. Watchdog timer
If for any reason the CPU crashes, then the watchdog timer can detect this situation and output a system
reset signal. This function can be used to detect program overrun. For normal operation the watchdog
timer must be reset periodically by software at least once every three seconds (*f1) (CLK = 32kHz) or a
system reset signal is generated to CPU and periphery. The watchdog is active during STANDBY. The
watchdog reset function can be deactivated by setting the NoWD bit to 1 in the Option register.
In worst case because of prescaler reset function WD time-out can come down to 2 seconds.
The watchdog timer is reset by writing 1 to the WDRST bit. Writing 0 to WDRST has no effect.
The watchdog timer also operates in STANDBY mode. It is therefore necessary to reset it if this mode
continues for more than three seconds (*f1). One method of doing this is to reset it with the prescaler ck[1]
interrupt (1Hz *f1 such, that the watchdog is reset every second).
Table 9.Watchdog register - WD
Bit
3
2
1
0
Name
WDRST
Slmask
WD1
Reset
-
-
0
0
R/W
R/W
R/W
R
Description
Watchdog timer reset
SLEEP mask bit
WD Timer data ck[1]/4 (1/4Hz *f1)
WD Timer data ck[1]/2 (1/2 Hz *f1)
R
WD0
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
9
EM6605
6.INPUT and OUTPUT ports
The EM6605 has four independent 4-bit ports, as shown in Table 9.
Table 10.Input / Output Ports Overview
Port
Mode
Mask Options
Function(s)
PA(0:3) Input
Pull-Up/Down
Input Interrupt
Software Test Variable
PA3 input for event counter
RESET input(s)
(*) Debouncer
(*) + or - IRQ edge
RESET combination
PB(0:3) Individual
Nch open drain output Input or Output
input or output
Pull-Up/Down on input PB0 for buzzer output
PC(0:3) Port input or output
Pull-Up/Down
(*) + or - IRQ edge
(*) Debouncer
Input or Output Port
Interrupt
Nch open drain output
PD(0:3) Port input or Output Pull-Up/Down on Input Input or Output Port
Nch open drain output PD0 -SWB serial clock output
PD1 -SWB serial data output
(*) Some options can be set also by Option Register .
Table 11.Option register - Option
Bit
3
2
1
0
Name
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
Rising edge interrupt for portA&C
PortC without/with debouncer
PortA without/with debouncer
WatchDog timer Off
IRQedgeR
debPCN
debPAN
NoWD
IRQedgeR - Valid for both PortA and PortC input interrupt edge. At RESET it is cleared to 0 selecting the
falling edge at the input as the interrupt source. When set to 1 the rising edge is active. (Option 2 on Fig.6 and
Fig.8)
debPAN - by default after reset it is 0 enabling the debouncers on whole portA. Writing it to 1 removes the
debouncers from the PortA. (Option 2 on Fig.6)
debPCN - by default after reset it is 0 enabling the debouncers on whole portC. Writing it to 1 removes the
debouncers from the PortC. (Option 2 on Fig.8)
NoWD - by default after reset it is 0 = Watchdog timer is On. Writing it to 1 removes the WatchDog timer.
6.1.PortA
The EM6605 has one four bit general purpose input port. Each of the input port terminals PA3..PA0 has an
internal Pull-Up/Down resistor which can be selected with mask options. Port information is read directly
from the pin into a register.
On inputs PA0, PA1, PA2 and PA3 debouncers for noise rejection are added by default. For interrupt
generation, one can choose between either direct input or debounced input. With the debPAN bit at 0 in the
Option register all the PortA inputs are debounced and with the debPAN bit at 1 none of the PortA inputs are
debounced. With the debouncer selected the input must be stable during two rising edges of ck[11] or ck[8]
clocks (1024Hz or 128Hz (*f1) at 32kHz). This corresponds to a worst case of tdebS or tdebL shown in table
6. PortA terminals PA0, PA1 and PA2 are also used as input conditions for conditional software branches as
shown on the next page:
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
10
EM6605
Debounced PA0 is connected to CPU TestVar1
Debounced PA1 is connected to CPU TestVar2
Debounced PA2 is connected to CPU TestVar3
Figure 6.Port A
Additionally, PA3 can also be used as the input terminal for the event counter (see section 8).
The input port PA(0:3) also has individually selectable interrupts. Each port has its own interrupt mask bit in
the MPortA register. When an interrupt occurs inspection of the IRQpA and the IntRq registers allows the
source of the interrupt to be identified. The IRQpA register is automatically cleared by a RESET, by reading
the register. Reading IRQpA register also clears the INTPA flag in IntRq register. At initial RESET the
MPortA is set to 0, thus disabling any input interrupts.
See also section 9 for further details about the interrupt controller.
6.2.PortA registers
Table 12.PortA input status register - PortA
Bit
3
2
1
0
Name
PA3
PA2
PA1
PA0
Reset
R/W
R
R
R
R
Description
-
-
-
-
PA3 input status
PA2 input status
PA1 input status
PA0 input status
Table 13.PortA Interrupt request register - IRQpA
Bit
3
2
1
0
Name
Reset
R/W
R
R
R
R
Description
0
0
0
0
input PA3 interrupt request flag
input PA2 interrupt request flag
input PA1 interrupt request flag
input PA0 interrupt request flag
IRQpa3
IRQpa2
IRQpa1
IRQpa0
Table 14.PortA interrupt mask register - MportA
Bit
3
2
1
0
Name
MPA3
MPA2
MPA1
MPA0
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
interrupt mask for input PA3
interrupt mask for input PA2
interrupt mask for input PA1
interrupt mask for input PA0
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
11
EM6605
6.3.PortB
The EM6605 has one four bit general purpose I/O port. Each bit PB(0:3) can be separately configured by
software to be either input or output by writing to the corresponding bit of the CIOPortB control register.
The PortB register is used to read data when in input mode and to write data when in output mode. On
each terminal Pull-Up/Down resistor can be selected by metal option when input.
Input mode is set by writing 0 to the corresponding bit in the CIOPortB register. This results in a high
impedance state with the status of the pin being read from register PortB. Output mode is set by writing 1
to the corresponding bit in the CIOPortB register. Consequently the output terminal follows the status of
the bits in the PortB register. At initial RESET the CIOPortB register is set to 0, thus setting the port to an
input. Additionally, PB0 can also be used as a three tone buzzer output. For details see section 7.
6.4.PortB registers
Table 15.PortB input status register - PortB
Bit
3
2
1
0
Name
PB3
PB2
PB1
PB0
Reset
R/W
R/W
R /W
R/W
R /W
Description
PB3 I/O data
PB2 I/O data
PB1 I/O data
PB0 I/O data
-
-
-
-
Table 16.PortB Input/Output control register - CIOportB
Bit
3
2
1
0
Name
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
PB3 Input/Output select
PB2 Input/Output select
PB1 Input/Output select
PB0 Input/Output select
CIOPB3
CIOPB2
CIOPB1
CIOPB 0
Figure 7.Port B
If metal mask option 5Y (Input blocked when Output) is used and the port is declared as the Output
(CIOPortB = 1111b) the real port information cannot be read directly. In this case no direct logic operations
(like AND PortB) on Output ports are possible. This logic operation can be made if an image of the Port saved
in the RAM which we store after on the output port. This is valid for PortB, PortC and PortD when declared as
output and the metal Option 5Y is used. In the case of metal option 5N selected direct logic operations on
output ports are possible.
If metal mask option 6Y (Output Hi-Z in SLEEP mode) the active Output will go Tristate when the circuit goes
into SLEEP mode. In the case of 6N output stay active also in the SLEEP mode.
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
12
EM6605
6.5.PortC
This port can be configured as either input or output (not bitwise selectable). When in input mode it
implements the identical interrupt functions as PortA. The PortC register is used to read data when input
mode and to write data when in output mode. Input mode is set by writing 0 to the I/O control bit CIOPC in
register CPIOB and the input becomes high impedance. On each terminal Pull-Up/Down resistor can be
selected by metal option which are active only when selected as input. The output mode is selected by
writing 1 to CIOPC bit, and the terminal follows the bits in the PortC register.
When PortC is used as an input, interrupt functions as described for PortA can be enabled. Input to the
interrupt logic can be direct or via a debounced input. With the debPCN bit at 0 in the Option register all the
PortC inputs are debounced and with the debPCN bit at 1 none of the PortC inputs are debounced.
MPortC is the interrupt mask register for this port and IRQpC is the portC interrupt request register. See
also section 9.
By writing the PA&C bit in the CPIOB data register it is
possible to combine PortA and PortC interrupt requests
(logic AND) as shown in Table 16.
Table 17.Ports A&C Interrupt Request
IRQPA IRQPC PA&C Request to CPU
0
0
1
1
0
1
1
0
1
0
1
1
0
1
X
0
0
0
1
1
1
No
Yes
Yes
Yes
No
No
Yes
At initial reset, the CPIOC control register is set to 0, and
the port is in input mode. The MPortC register is also
set to 0, therefore disabling interrupts.
6.6.PortC registers
Table 18.PortC input/output register - PortC
Bit
3
2
1
0
Name
PC3
PC2
PC1
PC0
Reset
R/W
R/W
R /W
R/W
R /W
Description
PC3 I/O data
PC2 I/O data
PC1 I/O data
PC0 I/O data
-
-
-
-
Table 19.PortC Interrupt request register - IRQpC
Bit
3
2
1
0
Name
Reset
R/W
R
R
R
R
Description
0
0
0
0
input PC3 interrupt request flag
input PC2 interrupt request flag
input PC1 interrupt request flag
input PC0 interrupt request flag
IRQpc3
IRQpc2
IRQpc1
IRQpc0
Table 20.PortC interrupt mask register - MportC
Bit
3
2
1
0
Name
MPC3
MPC2
MPC1
MPC0
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
interrupt mask for input PC3
interrupt mask for input PC2
interrupt mask for input PC1
interrupt mask for input PC0
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
13
EM6605
Figure 8.Port C
For PortC and PortD metal options 5Y/N and 6Y/N are Port-wise (for the whole port).
For PortB these options are bit-wise (every terminal can have individual mask set-up for the options 5Y/N and
6Y/N ).
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
14
EM6605
6.7.PortD
The EM6605 has one all purpose I/O port similar to PortC but without interrupt capability. The PortD
register is used to read input data when an input and to write output data for output. The input line can be
pulled down (metal option) when the port is used as input. Input mode is set by writing 0 to the I/O control
bit CIOPD in register CPIOB, and the terminal becomes high impedance. On each terminal Pull-Up/Down
resistor can be selected by metal option which are active only when selected as input.
Output mode is set by writing 1 to the control bit CIOPD. Consequently, the terminal follows the status of
the bits in the PortD register. If Serial Write Buffer function is enabled PD0 and PD1 terminals of PortD
output serial clock and serial data respectively. For details see 11.0 Serial Write Buffer.
6.8.PortD registers
Table 21.PortD Input/Output register - PortD
Bit
3
2
1
0
Name
PD3
PD2
PD1
PD0
Reset
R/W
R/W
R/W
R/W
R/W
Description
PD3 I/O data
PD2 I/O data
PD1 I/O data
PD0 I/O data
0
0
0
0
Table 22.Ports control register - CPIOB
Bit
3
2
1
0
Name
-
CIOPD
CIOPC
PA&C
Reset
-
0
0
0
R/W
Description
not used
I/O PortD select
I/O PortC select
R/W
R/W
R/W
R/W
Logical AND of IRQ’s from PortA & PortC
Figure 9.Port D
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
15
EM6605
7.BUZZER
The EM6605 has one 50% duty cycle output with three different frequencies which can be used to drive a
buzzer. I/O terminal PB0 is used for this function when the buzzer is enabled by setting the BUen bit to 1 .
Table 23 below shows how to select the frequency by writing to the BCF1 and BCF0 control flags in the
BEEP register.
After writing to the buzzer control register BEEP, the chosen frequency (or silence) is selected
immediately. With the BUen bit set to 1, the selected frequency is output at PB0. When the BUen is set
to 0 PB0 is used as a normal I/O terminal of PortB. The BUen bit has a higher priority over the I/O
control bit CIOPB0 in the CIOPortB register.
Table 23.Buzzer frequency selection
Tone frequency
BCF1
BCF0
silence
0
0
1
1
0
1
0
1
ck[buz1] = ck[11] or ck[8] by metal option (1024 Hz *f1)
ck[buz2] = ck[12] or ck[10] by metal option (2048 Hz *f1)
ck[buz3]
(2667 Hz *f1)
7.1.Buzzer Register
Table 24.Buzzer control register - BEEP
Bit
3
2
1
0
Name
TimEn
BUen
BCF1
BCF0
Reset
R/W
R/W
R/W
R/W
R/W
Description
Timer/counter enable
Buzzer enable
Buzzer Frequency control
Buzzer Frequency control
0
0
0
0
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
16
EM6605
8.Timer/Event Counter
The EM6605 has a built-in 8 bit auto-reload Timer/Event counter that takes an input from either the
prescaler or Port PA3. If the Timer/Event counter counts down to $00 the interrupt request flag INTTE is
set to 1. If the Timer/Event counter interrupt is enabled by setting the mask flag MTimC set to 1, then an
interrupt request is generated to the CPU. See also section 9. If used as an event counter, pulses from the
PA3 terminal are input to the event counter. See figure 10 and tables 29 and 30 on the next page for PA3
source selection (debounced or not, Rising/Falling edge). By default rising and debounced PA3 input is
selected.
The timer control register TimCtr selects the auto-reload function and input clock source. At initial RESET
this bit is cleared to 0 selecting no auto-reload. To enable auto-reload TimAuto must be set to 1. The
timer/counter can be enabled or disabled by writing to the TIMen control bit in the BEEP register. At initial
RESET it is cleared to 0. When used as timer, it is initialised according to the data written into the timer
load/status registers LTimLS (low 4 bits) and HTimLS (high four bits). The timer starts to count down as
soon as the LTimLS value is written. When loading the timer/event counter registers the correct order
must be respected: First, write either the control register TimCtr or the high data nibble HTimLS. The last
register written should be the low data nibble LTimLS. During count down, the timer can always be
reloaded with a new value, but the high four bits will only be accepted during the write of the low four bits.
In the case of the auto-reload function, the timer is initialised with the value of the load registers LTimLS
and HTimLS. Counting with the auto-reload function is only enabled during the write to the low four bits,
(writing TEauto to 1 does not start the timer counting down with the last value in the timer load registers
but it waits until a new LTimLS load). The timer counting to $00 generates a timer interrupt event and
reloads the registers before starting to count down again. To stop the timer at any time, a write of $00 can
be made to the timer load registers, this sets the TimAuto flag to 0. If the timer is stopped by writing the
TimEn bit to 0, the timer status can be read. The current timer status can be always obtained by reading
the timer registers LTimLS and HTimLS. For proper operation read ordering should be respected such
that the first read should be of the LTimLS register followed by the HTimLS register. Example: To have
continuos 1sec timer IRQ with 128Hz one has to write 128dec (80hex) in Timer registers with auto-reload.
Using the timer/counter as the event counter allows several possibilities:
1.) Firstly, load the number of PA3 input edges expected into the load registers and then generate an
interrupt request when counter reaches $00.
2.) The second is to write timer/counter to $FF, then select the event counter mode, and lastly enable the
event counter by setting the TIMen bit to 1, which starts the count.
Because the counter counts down, a binary complement has to be done in order to get the number of
events at the PA3 input.
3) Another option is to use the timer/counter in conjunction with the prescaler interrupt, such that it is
possible to count the number of the events during two consecutive ck[6], ck[4], ck[1], (32Hz, 8Hz or 1Hz
*f1) prescaler interrupts.
Figure 10.Timer / Event Counter
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
17
EM6605
Table 25 shows the selection of inputs to the Timer/Event counter
Table 25.Timer Clock Selection
TEC2
TEC1
TEC0
Timer/Counter clock source
not active
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
ck[12] from prescaler; ( 2048 Hz *f1)
ck[10] from prescaler; ( 512 Hz *f1)
ck[8] from prescaler; ( 128 Hz *f1)
ck[6] from prescaler; ( 32 Hz *f1)
ck[4] from prescaler; ( 8 Hz *f1)
ck[1] from prescaler; ( 1 Hz *f1)
PA3 input terminal (see tables 29 and 30)
8.1.Timer/Counter registers
Table 26.Timer control register - TimCtr
Bit
3
2
1
0
Name
TimAuto
TEC2
TEC1
TEC0
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
Timer/Counter AUTO reload
Timer/Counter mode 2
Timer/Counter mode 1
Timer/Counter mode 0
Table 27.LOW Timer Load/Status register - LTimLS (4 low bits)
Bit
3
2
1
0
Name
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
Timer load/status bit 3
Timer load/status bit 2
Timer load/status bit 1
Timer load/status bit 0
TL3/TS3
TL2/TS2
TL1/TS1
TL0/TS0
Table 28.HIGH Timer Load/Status register - HTimLS (4 high bits)
Bit
3
2
1
0
Name
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
Timer load/status bit 7
Timer load/status bit 6
Timer load/status bit 5
Timer load/status bit 4
TL7/TS7
TL6/TS6
TL5/TS5
TL4/TS4
Table 29.PA3 counter input selection register - PA3cnt
bit
3
Name
-
Reset
-
R/W
-
Description
empty
2
-
-
-
empty
1
-
-
-
empty
0
0
R/W
PA0 input status
PA3cntin
Table 30.PA3 counter input selection
PA3cntin
debPAN
IRQedgeR Counter source
0
1
1
1
X
X
0
1
0
1
PA3 debounced rising edge
0
0
1
1
PA3 debounced falling edge
PA3 debounced rising edge
PA3 not debounced falling edge
PA3 not debounced rising edge
1
X ( Don’t care)
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
18
EM6605
9.Interrupt Controller
The EM6605 has six different interrupt sources, each of which is maskable. These are:
External (3)
Internal (3)
- PortA PA3..PA0 inputs
- PortC PC3..PC0 inputs
- combined AND of PortA * PortC
- Prescaler ck[6] / ck[4] / ck[1]
(32Hz / 8Hz / 1Hz *f1)
- Timer/Event counter
- SWB in interactive mode
For an interrupt to the CPU to be generated, the interrupt request flag must be set (INTxx), and the
corresponding mask register bit must be set to 1 (Mxx), the general interrupt enable flag (INTEN) must
also be set to 1. The interrupt request can be masked by the corresponding interrupt mask registers
MPortx for each input interrupt and by PSF0 ,PSF1 and MTim for internal interrupts. At initial reset the
interrupt mask bits are set to 0. INTEN bit is set automatically to 1 by Halt Instruction except when starting
the Automatic SWB transfer (see Serial Write Buffer (SWB) chapter 11)
The CPU is interrupted when one of the interrupt request flags is set to 1 in register IntRq and the INTEN
bit is enabled in the control register CIRQD. INTTE and INTPR flags are cleared automatically after a read
of the IntRq register. The other two interrupt flags INTPA (IRQ from PortA) and INTPC (IRQ from PortC) in
IntRq register are cleared only after reading the corresponding Port interrupt request registers IRQpA and
IRQpC. At the Power on reset and in SLEEP mode the INTEN bit is also set to 0 therefore not allowing any
interrupt requests to the CPU until it is set to 1 by software.
Since the CPU has only one interrupt subroutine and because the IntRq register is cleared after reading,
the CPU does not miss any of the interrupt requests which come during the interrupt service routine. If any
occur during this time a new interrupt will be generated as soon as the CPU comes out of the current
interrupt subroutine. Interrupt priority can be controlled through software by deciding which flag in the IntRq
register should be serviced first.
For SWB interactive mode interrupt see section 11.0 Serial Write Buffer.
9.1.Interrupt control registers
Table 31.Main Interrupt request register - IntRq (Read Only)*
Bit
3
2
1
0
Name
INTPR
INTTE
INTPC
INTPA
SLEEP
Reset
R/W
R
R
R
R
Description
0
0
0
0
0
Prescaler interrupt request
Timer/counter interrupt request
PortC Interrupt request
PortA Interrupt request
SLEEP mode flag
2
W*
* Write bit 2 only if Slmask=1
If the SLEEP flag is written with 1 then the EM6603 goes immediately into SLEEP mode (SLmask was at 1).
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
19
EM6605
Table 32.register - CIRQD
Bit
3
2
1
0
Name
Reset
-
-
0
0
R/W
-
-
R/W
R/W
Description
-
-
Debouncer clock select (0=tdebS : 1=tdebL) *
Enable interrupt to CPU (1=enabled)
RESERVED
RESERVED
DebCK
INTEN
* see table 6
Figure 11.Interrupt Request generation
IRQ mask bit which can be written to 0 or 1 (1 to enable
an interrupt)
interrupt request flag which is set on the input rising
edge
Timer IRQ flag INTTE and prescaler IRQ flag INTPR arrive independent of their mask bits not to loose any
timing information. But the ꢀSURFHVVRUꢁZLOOꢁEHꢁLQWHUUXSWHGꢁRQO\ꢁZLWKꢁPDVNꢁVHWꢁWRꢁꢂꢃ
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
20
EM6605
10.Supply Voltage Level Detector (SVLD)
The EM6605 has a software configurable built-in supply voltage level detector. Three levels can be defined
between VDDmin + 100mV and VDDmax - 1000mV in steps of 100mV. During SLEEP mode this function is
disabled.
The required voltage compare level is selected by writing the bits VLC1 and VLC2 in the SVLD control register
which also activates the compare measurement. Since the measurement is not immediate the busy flag remains
high during the measurement and is automatically cleared low when the measurement is finished. The result is
indicated by inspection of the VLDR flag. If the result is 0 then the voltage level is higher than the selected compare
level. And if 1 is lower than the compare level.
The result VLDR of the last measurement remains until the new one is started. The start of a new measurement
resets the VLDR (SVLD result bit) to 0.
During the SVLD operation power consumption
increases by approximately 3ꢀ$ꢁ GXULQJꢁ RQHꢁ SHULRGꢁ RI
ck[9] (~3.9msec with *f1). The measurement internally
starts with the rising ck[9] edge following the SVLD test
command. The additional SVLD consumption stops after
the falling edge of the ck[9] internal clock.
Table 33.SVLD level selection
Evaluation voltage
not active
VLC1 VLC0
0
0
1
1
0
1
0
1
VL1 (low level)
VL2
VL3 (high level)
Table 33 lists the possible voltage levels
10.1.SVLD register
Table 34.SVLD control register - SVLD
Bit
3
2
1
0
Name
VLDR
busy
VLC1
VLC0
Reset
R/W
R
R
R/W
R/W
Description
0
0
0
0
SVLD result (0=higher 1=lower)
measurement in progress
SVLD level control 1
SVLD level control 0
© EM Microelectonic-Marin SA, 02/99, Rev. B/243
21
EM6605
11.Serial (Output) Write Buffer - SWB
The EM6605 has simple Serial Write Buffer (SWB) which outputs serial data and serial clock.
The SWB is enabled by setting the bit V03 in the CLKSWB register as well as setting port D to output mode. The
combination of the possible PortD mode is shown in Table 357. In SWB mode the serial clock is output on port
D0 and the serial data is output on port D1.
The signal TestVar[3], which is used by the processor to make conditional jumps, indicates "Transmission
finished" in automatic send mode or "SWBbuffer empty" in interactive send mode. In interactive mode,
TestVar[3] is equivalent to the interrupt request flags stored in IntRq register : it permits to recognize the
interrupt source. (See also the interrupt handling section 9.Interrupt Controller for further information). To serve
the "SWBbuffer empty " interrupt request, one only has to make a conditional jump on TestVar[3].
The Serial Write Buffer output clock frequency is selected by bits ClkSWB0 and ClkSWB1 in the ClkSWB
register. The possible values are 1kHz (default), 2kHz, 8kHz or 16kHz and are shown in Table 35.
Table 36.SWB clock selection
SWB clock output
ck[11]; (= 1 024 Hz *f1)
CkSWB1
CkSWB0
0
0
1
1
0
1
0
1
ck[12]; (= 2 048 Hz *f1)
ck[14]; (= 8 192 Hz *f1)
ck[15]; (= 16 348 Hz *f1)
Table 376.SWB clock selection register - ClkSWB
Bit
3
2
1
0
Name
V03
-
CkSWB1
CkSWB0
Reset
R/W
R/W
R
R/W
R/W
Description
Serial Write buffer selection
RESERVED - read 0
SWB clock selector 1
SWB clock selector 0
0
0
0
0
Table 387.PortD status
PortD status CIOPD V03
PD0
input
input
output PD0
serial clock Out
PD1
input
input
output PD1
SWB serial data
PD2
input
input
output PD2
output PD2
PD3
input
input
output PD3
output PD3
« NORMAL »
« NORMAL »
« NORMAL »
« SWB »
0
0
1
1
0
1
0
1
When the SWB is enabled by setting the bit V03 TestVar[3], which is used to make conditional jumps, is
reassigned to the SWB and indicates either "SWBbuffer empty " interrupt or "Transmission finished" . After
Power-on-RESET V03 is cleared at "0" and TestVar[3] is consequently assigned to PA2 input terminal.
The SWB data is output on the rising edge of the clock. Consequently, on the receiver side the serial data can be
evaluated on falling edge of the serial clock edge.
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
22
EM6605
Figure 12.Serial write buffer
Table 39.SWB buffer register - SWbuff
Bit
3
2
1
0
Name
Buff3
Buff2
Buff1
Buff0
Reset
R/W
R/W
R/W
R/W
R/W
Description
1
1
1
1
SWB buffer D3
SWB buffer D2
SWB buffer D1
SWB buffer D0
Table 40.SWB Low size register - LowSWB
Bit
3
2
1
0
Name
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
Auto mode buffer size bit3
Auto mode buffer size bit2
Auto mode buffer size bit1
Auto mode buffer size bit0
Size[3]
Size[2]
Size[1]
Size[0]
Table 41.SWB High size register - HighSWB
Bit
3
2
1
0
Name
Reset
R/W
R/W
R/W
R/W
R/W
Description
0
0
0
0
SWB Automatic mode select
SWB start interactive mode
Auto mode buffer size bit5
Auto mode buffer size bit4
AutoSWB
StSWB
Size[5]
Size[4]
The SWB has two operational modes, automatic mode and interactive mode.
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
23
EM6605
11.1.SWB Automatic send mode
Automatic mode enables a buffer on a predefined length to be sent at high transmission speeds up to ck[15]
(16khz *f1). In this mode user prepares all the data to be sent (minimum 8 bits, maximum 256 bits) in the RAM.
The user then selects the clock speed, sets the number of data nibbles to be sent, selects automatic transmission
mode (AutoSWB bit set to 1) and enters STANDBY mode by executing a HALT instruction. Once the HALT
instruction is activated the SWB peripheral module sends the data in register SWBuff followed by the data in the
RAM starting at address 00 up to the address specified by the bits size[5:0] located in the LowSWB, HighSWB
registers.
During automatic transmission the general INTEN bit is disabled automatically to prevent other Interrupts to
reset the standby mode. At the end of automatic transmission EM6603 leaves standby mode (INTEN is
automatically Enabled) and sets TestVar[3] high. TestVar[3] = 1 is signaling SWB transmission is terminated.
As soon as SWBAuto is high, the general IntEn flag is disabled until the SWBAuto goes back low.
After automatic SWB transmission INTEN bit becomes active high. Although set to 1 via the Halt instruction the
bit INTEN is disabled throughout the whole SWB automatic transmission. It resumes to 1 at the end of
transmission.
The data to be sent must be prepared in the following order:
First nibble to be sent must be written in the SWBuff register . The other nibbles must be loaded in the RAM from
address 0 (second nibble at adr.0, third at adr.1,...) up to the address with last nibble of data to be send =
"size" address. Max. address space for SWB is 3E ("size" 3E hex) what gives with SWBuff up to 64 nibbles (256
bits) of possible data to be sent. The minimum possible data length we can send in Automatic SWB mode is 8 bits
when the last RAM address to be sent is 00 ("size" = 00)
Once data are ready in the RAM and in the SWBuff, user has to load the "size" (adr. of the last nibble to be send -
bits size[5:0]) into the LowSWB and HighSWB register together with AutoSWB bit = 1.
Now everything is ready for serial transmission. To start the transmission one has to put the EM6603 in standby
mode with the HALT instruction. With this serial transmission starts. When transmission is finished the TESTvar[3]
(can be used for conditional jumps) becomes active High, the AutoSWB bit is cleared, the processor is leaving the
Standby mode and INTEN is switched on.
Figure 13.Automatic Serial Write Buffer transmission
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
24
EM6605
The processor now starts to execute the first instruction placed after the HALT instruction (for instance write of
SWBuff register to clear TESTvar[3]), except if there was a IRQ during the serial transmission. In this case the
CPU will go directly in the interrupt routine to serve other interrupt sources.
TestVar[3] stays high until SWBuff is rewritten. Before starting a second SWB action this bit must be cleared by
performing a dummy write on SWBuff address.
Because the data in the RAM are still present one can start transmitting the same data once again only by
recharging the SWBuff , LowSWB and HighSWB register together with AutoSWB bit and putting the EM6603 in
HALT mode will start new transmission.
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
25
EM6605
11.2.SWB Interactive send mode
In interactive SWB mode the reloading of the data transmission register SWBbuff is performed by the application
program. This means that it is possible to have an unlimited length transmission data stream. However, since the
application program is responsible for reloading the data a continuous data stream can only be achieved at ck[11]
or ck[12] (1kHz or 2kHz *1) transmission speeds. For the higher transmission speeds a series of writes must be
programmed and the serial output clock will not be continuous.
Serial transmission using the interactive mode is detailed in Figure 14. Programming of the SWB in interactive is
achieved in the following manner:
Select the transmission clock speed using the bits ClkSW0 and ClkSW1 in the ClkSWB register.
Load the first nibble of data into the SWB data register SWBbuff
Start serial transmission by selecting the bit StSWB in the register HighSWB register.
Once the data has been transferred into the serial transmission register a non maskable interrupt (SWBEmpty) is
generated and TESTvar[3] goes high. The CPU goes in the interrupt routine, with the JPV3 as first instruction in
the routine one can immediately jump to the SWB update routine to load the next nibble to be transmitted into the
SWBuff register. If this reload is performed before all the serial data is shifted out then the next nibble is
automatically transmitted. This is only possible at the transmission speeds of ck[11] or ck[12] (1kHz or 2kHz *1)
due to the number of instructions required to reload the register. At the higher transmission speeds of ck[14] or
ck[15] (8khz and 16khz *1) the application must restart the serial transmission by writing the StSWB in the High
SWBHigh register after writing the next nibble to the SWBbuff register.
Each time the SWBuff register is written the "SWBbuffer empty interrupt" and TestVar[3] are cleared to "0". For
proper operation the SWBuff register must be written before the serial clock drops to low during sending the last
bit (MSB) of the previous data.
Figure 14.Interactive Serial Write Buffer transmission
After loading the last nibble in the SWBbuff register a new interrupt is generated when this data is transferred to
an intermediate Shift Register. Precaution must be made in this case because the SWB will give repetitive
interrupts until the last data is sent out completely and the STSWB bit goes low automatically. One possibility to
overcome this is to check in the Interrupt subroutine that the STSWB bit went low before exiting interrupt. Be
careful because if STSWB bit is cleared by software transmission is stopped immediately.
At the end of transmission a dummy write of SWBuff must be done to clear TESTvar[3] and "SWBbuffer empty
interrupt" or the next transmission will not work.
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
26
EM6605
12.STroBe / RESet Output
The STB/RST output pin is used to indicate the EM6605 RESET condition as well as write operations to ports B, C
and D. For a PortB, PortC and PortD write operation the STROBE signal goes high for half of the system clock
period. Write is effected on falling edge of the strobe signal and it can this be used to indicate when data changes
at the output port pins. In addition, any EM6605 internal RESET condition is indicated by a continuous high level on
STB/RES for the period of the RESET.
13.Test at EM - Active Supply Current test
For this purpose, five instructions at the end of the ROM will be added.
TESTLOOP : ;RESET WATCHDOG HERE
STI
00H, 05H
;TEST LOOP
STI
75H
00A
75H
0AH
LDR
LDR
JMP
TESTLOOP
14.Metal Mask Options
The following options can be selected at the time of programming the metal mask ROM.
Table 42 buzzer frequecies
description
basic (hi)
reduced (lo)
1st buzzer frequency
ck[buz1]
ck[buz2]
2nd buzzer frequency
Put one cross in each line
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
27
EM6605
Table 43 Input/Output Ports
Pull-Up
Pull-Down
Nch-open drain
Input blocked when Output Hi-Z in
Output
SLEEP mode
Yes / No
Yes / No
Yes / No
Yes / No
Yes / No
0
1
4
5
*1
6
*2
A0
A1
A2
A3
B0
B1
B2
B3
C0
C1
C2
C3
D0
D1
D2
D3
PA0 input
PA1 input
PA2 input
PA3 input
PB0 In/Out
PB1 In/Out
PB2 In/Out
PB3 In/Out
PC0 In/Out
PC1 In/Out
PC2 In/Out
PC3 In/Out
PD0 In/Out
PD1 In/Out
PD2 In/Out
PD3 In/Out
Put one letter (Y, N, R, F)in each BOX from proposed for the column.
*1 Port wise for PortC and PortD (one possibility for the whole port); PortB bit-wise
*2 Port-wise for PortC and PortD (one possibility for the whole port); PortB bit-wise
Table 44 PortA RESET option - One Option must be selected
NO PortA reset
combination
PA0 & PA1 logic AND
input reset
PA0 & PA1 & PA2 logic
AND input reset
PA0 & PA1 & PA2 & PA3
logic AND input reset
0
1
2
3
RA
PortA RESET
Table 45 SVLD levels – See 16.6 DC characteristics –SV Detector Levels – Write typ. value of used levels
typ. VL1 level [V] typ. VL2 level [V] typ. VL3 level [V]
VL SVLD level in Volts
Targeted frequency is : _____________ kHz
Software name is :
______________.bin, dated ______________
The customer should specify the required options at the time of ordering.
A copy of this sheet, as well as the « Software ROM characteristic file » generated by the
assembler (*.STA) should be attached to the order.
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
28
EM6605
15.Peripheral memory map
The following table shows the peripheral memory map of the EM6605. The address space is between $00 and $7F
(Hex). Any addresses not shown can be considered to be reserved.
Register
name
add add power
write_bits
read_bits
Remarks
hex dec
up
value
b’3210
xxxx
Read/Write_bits
RAM
LTimLS
HTimLS
TimCtr
00- 0-95
5f
0: D0
1: D1
2: D2
3: D3
direct addressing
60
61
62
63
65
68
69
6A
6B
6C
6D
96
0000
0000
0000
0000
xxx0
0: TL0
1: TL1
2: TL2
3: TL3
0: TL4
1: TL5
2: TL6
3: TL7
0: TS0
low nibble of 8bit timer load
and status register
1: TS1
2: TS2
3: TS3
0: TS4
1: TS5
2: TS6
3: TS7
97
high nibble of 8bit timer load
and status register
98
0:
1:
2:
TEC0
TEC1
TEC2
timer control register with
frequency selector
3:TimAUTO
0: NoWD
1: debPAN
2: debPCN
3:IRQedgeR
0: PA3cntin
Option
99
option register
PA3 counter input
PA3cnt
ClkSWB
SWBuff
LowSWB
HighSWB
SVLD
101
104
105
106
107
108
109
1:
2:
3:
-
-
-
0000
1111
0000
0000
0000
xx00
0: CkSWB0
1: CkSWB1
Clock selector for SWB
SWB intermediate buffer
2:
3:
-
V03
0: Buff0
1: Buff1
2: Buff2
3: Buff3
0: size[0]
1: size[1]
2: size[2]
3: size[3]
0: size[4]
1: size[5]
2: StSWB
3:AutoSWB
low nibble to define the size of
data to be send in Automatic
mode
the size of the data to be sent
& SWB control
0: VLC0
1: VLC1
2: -
0: VLC0
voltage level
1: VLC1
2: busy
3: VLDR
detector control
3: -
CIRQD
0: INTEN
1: DebCK
global interrupt enable
debouncer clock
2:
3:
-
-
Index LOW
Index HIGH
6E
6F
110
111
xxxx
xxxx
internally used for INDEX
register
internally used for INDEX
register
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
29
EM6605
Register
name
add add power
write_bits
read_bits
Remarks
hex dec
up
value
b’3210
0000
Read/Write_bits
0: INTPA
IntRq
WD
70
71
72
73
74
75
76
77
78
79
7A
7C
7D
7E
7F
112
113
114
115
116
117
118
119
120
121
122
124
125
126
127
0:
1:
-
-
interrupt requests
sleep mode
1: INTPC
2: INTTE
3: INTPR
0: WD0
2: SLEEP
3:
0:
1:
-
-
-
0000
xxxx
0000
0000
xxxx
0000
xxxx
0000
0000
xxxx
x000
0000
0000
----
WatchDog timer control
and SLEEP mask
Port A status
1: WD1
2: SLmask
3: WDrst
2: SLmask
3:
0
PortA
0: PA0
1: PA1
2: PA2
3: PA3
0: IRQpa0
1: IRQpa1
2: IRQpa2
3: IRQpa3
IRQpA
MPortA
PortB
Port A interrupt request
Port A mask
0: MPA0
1: MPA1
2: MPA2
3: MPA3
0: PB0
1: PB1
2: PB2
Port B Input/Output
3: PB3
CIOportB
PortC
0: CIOPB0
1: CIOPB1
2: CIOPB2
3: CIOPB3
0: PC0
1: PC1
2: PC2
3: PC3
Port B Input/Output individual
control
Port C Input/Output
Port C interrupt request
Port C mask
IRQpC
MPortC
PortD
0: IRQpc0
1: IRQpc1
2: IRQpc2
3: IRQpc3
0: MPC0
1: MPC1
2: MPC2
3: MPC3
0: PD0
1: PD1
2: PD2
Port D Input/Output
3: PD3
CPIOB
PRESC
BEEP
0: PA&C
1: CIOPC
2: CIOPD
PortAirq AND PortCirq
PortC In/Out
PortD In/Out
3:
-
0: PSF0
1: PSF1
2: PRST
3: MTim
0: PSF0
1: PSF1
2: 0
Prescaler control
3: MTim
timer mask
Buzzer control
0: BCF0
1: BCF1
2: BUen
3: TimEn
Timer Enable
reserved
RegTestEM
----
----
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
30
EM6605
16.Measured Electrical Behaviors
16.1. IDD Current
Specially the Stand-By current (IVDDh) depends on the current mirror ratio between the current which goes
through an external resistor (IRext) and the current which is used in the internal RC oscillator capacitor (IRCint).
Like that we can reduce the power consumption in StandBy mode. This current is approximately equal to:
IRext ~ 0.2V / Rext The internal Oscillator capacitor is charged with 1/5,1/4,1/3, or 1/2 of this current.
All data here are with ratio IRCint / IRext = 1/5.
IVDDa[µA] ~ IVDDh + f[kHz]*0.067
[uA]
[uA]
I(VDDa) Active = f(freq), VDD=3V
I(VDDh) StandBy = f(freq), VDD=3V
28
24
20
16
12
8
6
5
4
3
2
1
0
I(Rext) @ X=1/5
[kHz]
4
[kHz]
0
50
100
150
200
250
300
0
50
100
150
200
250
300
[uA]
8.0
7.0
6.0
5.0
[uA]
2.8
I(VDDh) StandBy, VDD =3.0/5.0V,Rext=330kOhm
I(VDDa) Active, VDD=3.0/5.0V,R=330kOhm
2.6
2.4
2.2
2
5V
3V
5V
3V
[°C]
80
-40
-20
0
20
40
60
-40
-20
0
20
40
60 [°C] 80
[uA]
[uA]
4.4
I(VDDh) Active, VDD=3.0V,R=120kOhm
I(VDDh) StandBy, VDD =3.0/5.0V,Rext=120kOhm
5V
3V
19.0
18.0
17.0
16.0
4.2
5V
3V
4
3.8
[°C]
80
-40
-20
0
20
40
60 [°C] 80
-40
-20
0
20
40
60
[nA]
350
I(VDDs) Sleep mode, VDD=3V/5V
Current ratio
frequency
5V
3V
I
I
(RCint) / (Rext)
X = 1/5
X = 1/4
X = 1/3
X = 1/2
f = f0
330
310
290
f = f0 * 1.25
f = f0 * 1.67
f = f0 * 2.50
-40
-20
0
20
40
60 [°C] 80
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
31
EM6605
16.2.Frequency
Last table on previous page shows already that we can adjust the frequency tw. needed resistor also with
different current mirror IRCint / IRext. Please contact EM Marin directly when ordering EM6605 if you would like
to profit this possibility.
freq = f(Rext*)
@25C
[kHz]
350
300
250
200
150
100
50
Next figures show the frequency dependence on
Rext when IRCint / IRext = 1/5
80.0
130.0
180.0
230.0
280.0
[kOhm]
330.0
[kHz]
freq = f(T), VDD=3.0V, (Rext=329kOhm*)
freq = f(T), VDD=3.0V, (Rext=120kOhm*)
[kHz]
220.0
210.0
200.0
190.0
180.0
80.0
70.0
60.0
50.0
-40
-20
0
20
40
60
80
[°C]
-40
-20
0
20
40
60
80
[°C]
[kHz]
110.0
[kHz]
freq = f(T), VDD=3.0V, (Rext=240kOhm*)
freq = f(T), VDD=3.0V, (Rext=82kOhm*)
320.0
310.0
300.0
290.0
280.0
100.0
90.0
80.0
-40
-20
0
20
40
60
80
[°C]
-40
-20
0
20
40
60
80
[°C]
16.3.Regulated Voltage
Vreg @VDD=3.0V
Vreg @ Temp = 25°C
2.4
2.3
2.2
2.1
2.0
2.5
[V]
[V]
2.3
2.1
1.9
1.7
VDD
-40
-20
0
20
40
60 [°C] 80
1.5
2.5
3.5
4.5
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
32
EM6605
16.4. Output currents
IOH PortB; VDS=0.3/0.5; @T=25°C
2.8 3.8
[mA]
24
IOL PortB; VDS=0.3/0.5; @ T=25°C
[V]
1.8
4.8
0
-2
20
16
12
8
-4
-6
0.3V
-8
-10
-12
-14
-16
4
0
[mA]
1.8
2.8
3.8
4.8
[V]
[mA]
50
IOH PortB; VDD=3.0V; VDS=0.3/0.5/1.0V
IOL PortB; VDD=3.0V; VDS=0.3/0.5/1.0V
[°C]
80
-40
-20
0
20
40
60
0
-10
-20
-30
40
30
20
10
0.3
0.5
1.0
0.5
0.3
1.0
[mA]
-40
0
-40
-20
0
20
40
60
80 [°C]
IOH PortB; VDD=5.0V; VDS=0.3/0.5/1.0V
[mA]
50
IOL PortB; VDD=5.0V; VDS=0.3/0.5/1.0V
[°C]
80
-40
-20
0
20
40
60
0
-10
-20
-30
40
30
20
10
1.0
0.3
0.5
0.5
0.3
1.0
0
[mA]
-40
-40
-20
0
20
40
60
80 [°C]
[mA]
5
IOL PortC,Stb/Rst; VDD=3.0V; VDS=0.3/0.5/1.0V
IOH PortC,Stb/Rst; VDD=5.0V; VDS=0.3/0.5/1.0V
[°C]
80
-40
-20
0
20
40
60
0
-1
-2
-3
4
3
2
1
0.3
0.5
1.0
0.5
0.3
1.0
0
[mA]
-4
-40
-20
0
20
40
60
80 [°C]
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
33
EM6605
Output Currents – continued
[mA]
IOL PortC,Stb/Rst; VDD=5.0V; VDS=0.3/0.5/1.0V
IOH PortC,Stb/Rst; VDD=5.0V; VDS=0.3/0.5/1.0V
[°C]
5
-40
-20
0
20
40
60
80
0
-1
-2
-3
4
3
2
1
0
0.3
0.5
1.0
0.5
0.3
1.0
-4
[mA]
-5
-40
-20
0
20
40
60
80
80
80
[°C]
[mA]
5
IOL PortD; VDD=3.0V; VDS=0.3/0.5/1.0V
IOH PortD; VDD=5.0V; VDS=0.3/0.5/1.0V
[°C]
80
-40
-20
0
20
40
60
0
-1
-2
-3
4
3
2
1
0
1.0
0.3
0.5
0.5
0.3
1.0
-4
[m A]
-5
-40
-20
0
20
40
60
[°C]
[mA]
5
IOL PortD; VDD=5.0V; VDS=0.3/0.5/1.0V
IOH PortD; VDD=5.0V; VDS=0.3/0.5/1.0V
[°C]
80
-40
-20
0
20
40
60
0
1.0
4
3
2
1
0
-1
-2
-3
-4
0.3
0.5
0.5
0.3
1.0
[mA]
-5
-40
-20
0
20
40
60
[°C]
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
34
EM6605
16.5.Pull Up / Down Resistors
Pull-Up/Down PortA,C,D; VDD=3.0V
Pull-Up/Down PortB; VDD=3.0V
295
275
255
235
215
195
175
155
135
115
95
optH
235
215
195
175
155
135
115
95
optH
optM
optL
optM
optL
75
75
55
35
55
35
15
15
[°C]
[°C]
-40
-20
0
20
40
60
80
-40
-20
0
20
40
60
80
Pull-Down Reset, Test; VDD=3.0V
130
110
90
reset
70
50
30
test
10
[°C]
-40
-20
0
20
40
60
80
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
35
EM6605
17. Electrical specifications
17.1.Absolute maximum ratings
Supply voltage VDD-VSS
min.
max.
+ 6.0
unit
V
- 0.2
Input voltage
VSS - 0.2
- 50
VDD+0.2
+ 125
V
Storage temperature
°C
Stresses above these maximum ratings may cause permanent damage to the device. Exposure beyond specified
electrical characteristics may affect device reliability or cause malfunction.
17.2.Standard Operating Conditions
Parameter
value
Description
Temperature
-40°C...+85°C
VDD (fmax. = 200kHz)
VDD (fmax. = 300kHz)
VSS
+1.8 ...+5.5V
+2.4 ...+5.5V
0 V (reference)
min. 100nF
With internal voltage regulator
With internal voltage regulator
CVreg
regulated voltage capacitor tow. Vss
external resistor to set frequency
Rext (typical)
120kΩ - 330kΩ
17.3.Handling Procedures
This device has built-in protection against high static voltages or electric fields; however, anti-static precautions
should be taken as for any other CMOS component.
Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply
voltage range.
17.4.DC characteristics - Power Supply
Vdd=3.0V, T=25°C, Rext ≈ 120kΩ (note4) (unless otherwise specified), f ≈ 200kHz, IRCint / IRext = 1/5
Typ.
(note1)
Parameter
Conditions
Symb.
Min.
Max.
Unit
ACTIVE Supply Current
ACTIVE Supply Current
(in active mode)
(note2)
17.0
22.0
µA
IVDDa
(note2) (note3)
-40°C...+85°C
25.0
6.0
µA
µA
IVDDa
IVDDh
STANDBY Supply Current
STANDBY Supply Current
(in Halt mode)
4.1
0.3
(note3)
-40°C...+85°C
8.0
0.5
µA
µA
IVDDh
IVDDs
SLEEP Supply Current
SLEEP Supply Current
(note3)
(SLEEP =1)
POR voltage
-40°C...+85°C
2.0
1.4
µA
V
IVDDs
VPOR
0.9
2.2
RAM data retention
Regulated Voltage
Vrd
1.5
1.8
V
V
Vreg not at Vdd
Vreg
2.6
Note: Pieces are tested with fixed resistors between 330kΩ and 120kΩ at the frequency used by the customer.
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
36
EM6605
Note1: For current measurement the corresponding resistor for targeted frequency ±20% is selected;
All I/O pins without internal Pull Up/Down are pulled to Vdd externally.
Note2: Test loop with successive writing and reading of two different addresses with an inverted
values (five instructions should be reserved for this measurement),
Note3: NOT tested if delivered in chip form.
Note4: Test conditions for ACTIVE and STANDBY Supply current mode are: external resistor between
the RCin and Vss pins.
17.5.DC characteristics - In/Out Pins
-40°C <T<85°C (unless otherwise specified)
Parameter
Conditions
Symb. Min.
Typ.
Max.
Unit
Input Low voltage
I/O ports A,B,C,D
TEST
Pin at hi-impedance
Vss
Vss
Vss
Vss
0.3VDD
0.3VDD
0.3VDD
0.3Vreg
V
V
V
V
VIL
Reset
Qin (Note5)
Input High voltage
I/O ports A,B,C,D
TEST
Reset
Qin (Note5)
Pin at hi-impedance
0.7VDD
0.7VDD
0.7VDD
0.9Vreg
VDD
VDD
VDD
Vreg
V
V
V
V
VIH
IOL
IOL
VOL = 0.3V, VDD = 1.8V
VOL = 0.4V, VDD = 3.0V
Output Low Current
Port B
Port C, STRB/RST
Port D
8.5
0.90
1.10
mA
mA
mA
Output Low Current
Port B
Port C,D, STRB/RST
Port D
10.0
1.0
1.0
15.0
1.20
1.60
mA
mA
VOL = 0.5V, VDD = 5.0V
VOH = 1.5V, VDD = 1.8V
VOH = 2.5V, VDD = 3.0V
VOH = 4.5V, VDD = 5.0V
Output Low Current
Port B
Port C, STRB/RST
Port D
IOL
IOH
IOH
IOH
20.0
1.80
2.00
mA
mA
mA
Output High Current
Port B
Port C, STRB/RST
Port D
5.40
0.70
0.95
mA
mA
mA
Output High Current
Port B
Port C, STRB/RST
Port D
8.0
1.0
1.0
13.0
1.50
1.80
mA
mA
mA
Output High Current
Port B
Port C, STRB/RST
Port D
15.0
1.70
1.90
mA
mA
mA
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
37
EM6605
-40°C <T<85°C (unless otherwise specified)
Parameter
Conditions
Symb. Min.
Rin
Typ.
Max.
Unit
Pin at VDD = 1.8V
Input pull-down (note5)
I/O ports A,B,C,D (optionL)
I/O ports A,B,C,D (optionM)
I/O ports A,B,C,D (optionH)
Reset
25
55
170
90
kΩ
kΩ
kΩ
kΩ
kΩ
15
Test
Pin at VDD = 3.0V
Input pull-down (note5)
I/O ports A,B,C,D (optionL)
I/O ports A,B,C,D (optionM)
I/O ports A,B,C,D (optionH)
Reset
Rin
10
30
80
50
8
25
55
170
90
50
100
330
150
30
kΩ
kΩ
kΩ
kΩ
kΩ
15
Test
Pin at Vss / VDD = 1.8V
Pin at Vss / VDD = 3.0V
Input pull-up (note5)
I/O ports A,B,C,D (optionL)
I/O ports A,B,C,D (optionM)
I/O ports A,B,C,D (optionH)
Rin
25
55
170
kΩ
kΩ
kΩ
Input pull-up (note5)
I/O ports A,B,C,D (optionL)
I/O ports A,B,C,D (optionM)
I/O ports A,B,C,D (optionH)
Rin
10
25
55
170
50
100
330
kΩ
kΩ
kΩ
30
80
Note5 : there are three options for the value of Pull-Up / Pull-Down resistors.
Option L (low value), Option M (med. value), Option H (high value)
All Resistors have a temperature coefficient of about +0.45%/°C
17.6.DC characteristics - S V D Levels
SVD = Supply Voltage Detector
T= +25°C (unless otherwise specified)
1.9V < VL1 < VL2 < VL3 < 4.5V (VL1 > 1.3V, VL2 > 1.8V, VL3 > 2.0V) , @ 50 kHz < f < 250 kHz
Parameter
Conditions
Symb.
Min.
Typ.
Max.
Unit
Supply Voltage Detector
SVLD lev3
SVLD lev2
T = +25°C
VL3
VL2
VL1
0.92 x VL3
0.92 x VL2
0.92 x VL1
VL3
VL2
VL1
1.08 x VL3
1.08 x VL2
1.08 x VL1
V
V
V
SVLD lev1
Supply Voltage Detector
SVLD lev3
SVLD lev2
0°C...+65°C
VL3
VL2
VL1
0.90 x VL3
0.90 x VL2
0.90 x VL1
VL3
VL2
VL1
1.10 x VL3
1.10 x VL2
1.10 x VL1
V
V
V
SVLD lev1
SVLD current consumption
when activated
1.5V<VDD<3V
3.0
µA
ISVLD
SVLD typical level values must be selected with a precision of 100 mV
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
38
EM6605
17.7.RC Oscillator
T= +25°C (unless otherwise specified)
Parameter
Conditions
Symb.
Min.
Typ.
Max.
Unit
Fabrication process stability
(note1)
Df / f *
-20
+20
%
±10 *
Voltage stability
(note2)
2.4 - 5.0 V
Df /f * DU
-2%
0.02%
80*
+2%
1/V
1/°C
kΩ
± 0.3
Temperature Stability (note2)
-40°C- +85°C Df /f * DT
+0.06% 0.1%
120-330 600*
External resistor for frequency
(note4) (note5)
Vdd>1.8V
Rext
Ext. capacitor (parallel to Rext)
(note4)
Cext
150
390
pF
Oscillator start time (note3)
Vdd>1.8V
Vdd>1.8V
tdosc
tdsys
0.1
3
1
4
ms
ms
System start time (note3)
(oscillator+cold start reset)
Oscillation detector frequency
Vdd>1.8V &
Vdd<5.0V
fOD
4.0
15
kHz
Note1: Typical value of ±10% for “Fabrication process stability” gives a range where about 93-98% of all
pieces are situated relative to their mean frequency f *.
Note2: Oscillator stability in voltage and temperature is for frequency range from 30kHz - 300 kHz
Note3: Oscillator start time is for the worst case - 32 kHz frequency (low frequency)
Note4: External capacitor parallel to Rext which set the system frequency – The capacitor must be as close as
possible to RCin pin. The connection tw. Resistor and Capacitor on this pin must be really as short as
possible otherwise the RC oscillator has bigger jitter. (capacitor is not obligatory but can improve voltage
dependance and reduce jitter.
Note5: External resistor Rext which can set the frequency can have bigger range but this should be discussed
by EM for special cases only. Tests were made only during qualification of the product.
17.8.Input Timing characteristics
1.8V<Vdd<5.0V, -20°C <T<85°C (unless otherwise specified) at f=32kHz
Parameter
Conditions
Symb.
Min.
Unit
RESET pulse length to exit
SLEEP mode
RESET from
SLEEP
2
µs
tRESsl
RESET pulse length (debounced)
PortA , C pulse length (debounced)
RESET pulse length (debounced)
PortA , C pulse length (debounced)
DebCK = 0
DebCK = 0
DebCK = 1
DebCK = 1
tdeb0
tdeb0
tdeb1
tdeb1
2
2
16
16
ms
ms
ms
ms
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
39
EM6605
18.Die: Pad Location Diagram
Figure 15. EM6605 PAD Location Diagram
All dimensions in Microns
EM6605
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
40
EM6605
19.Packages
Figure 16. Dimensions of DIP24 Package – package type “A”
P-DIP24 .300 INCH body width
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
41
EM6605
Figure 17. Dimensions of TSSOP24 Package – package type “F”
TSSOP24
(0.65mm pitch, 4.4mm body width)
Figure 18.Dimensions of SOIC24 Package – package type “B”
SOP-24(1.27mm pitch, 300mils body width)
VISUAL control on wafer:
AQL = 0.4% for all visual defects.
© EM Microelectronic-Marin SA, 02/99, Rev. B/243
42
EM6605
20.CHIP marking :
Independent on the package there is always marking EM6605 followed by the:
•
•
•
Version number given by EM Microelectronic Marin
production identification given by EM Microelectronic Marin
Customer marking selected by customer (letters, numbers, -, empty space)
20.1.CUSTOMER marking :
There are 11 digits available for customer marking on DIP24 and SOIC24.
There are 4 digits available for customer marking on TSSOP24.
21.ORDERING information :
21.1.Packaged device ordering
EM6605 VVV P F
VVV = version - project specific given from EM Marin to customer (number from 001 – 999)
P is for Package type:
A = PDIP
F is for Delivery Form
A = Stick
- (for package A,B or F)
B = SOIC
B = EIA Reel - (for package B only)
F = TSSOP
21.2.DIE form Ordering
EM6605 VVV DF Th B
VVV = version - project specific given from EM Marin to customer (number from 001 – 999)
DF is for Die Form
Th is for Thickness
WA = Wafer
08 = 8 mils (203µm)
SW = Sawn Wafer/frame
WP = Waffle Pack
ST = Sticky Tape
11 = 11 mils (280µm) (standard if backlapped)
15 = 15 mils (380µm)
21 = 21 mils (533µm)
B is for Bumps
27 = 27 mils (686µm, not backlapped)
A = Without Bumps
B = With Bumps
Please contact EM headquarters or your local EM office for any other detail.
Previous Revision was, Rev.A/152, 11/98
© EM Microelectonic-Marin SA, 2/99, Rev. B/243
EM Microelectronic-Marin SA CH-2074 Marin, Switzerland, Tel. +41 32 755 51 11, Fax. +41 32 755 54 03
43
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明