74ALVCHS16830DGB,1 [NXP]

IC ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO80, 6.10 MM, PLASTIC, MO-153, SOT-647-1, TSSOP-80, Bus Driver/Transceiver;
74ALVCHS16830DGB,1
型号: 74ALVCHS16830DGB,1
厂家: NXP    NXP
描述:

IC ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO80, 6.10 MM, PLASTIC, MO-153, SOT-647-1, TSSOP-80, Bus Driver/Transceiver

驱动 光电二极管 输出元件 逻辑集成电路
文件: 总10页 (文件大小:82K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
74ALVCHS16830  
18-bit to 36-bit address driver  
with bus hold (3-State)  
Product data  
Supersedes data of 2001 Sep 07  
2002 Mar 15  
Philips  
Semiconductors  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
FEATURES  
PIN CONFIGURATION  
Diodes on inputs clamp overshoot  
TOP VIEW  
ESD classification testing is done to JEDEC Standard JESD22.  
2Y2  
1Y3  
2Y3  
1
2
80  
79  
Protection exceeds 2000 V HBM per method A114.  
1Y2  
GND  
2Y1  
Latch-up testing is done to JEDEC Standard JESD78, which  
3
78 GND  
exceeds 100 mA.  
4
77  
76  
75  
74  
73  
72  
1Y4  
2Y4  
Bus hold on data inputs eliminates the need for external  
5
1Y1  
pullup/pulldown resistors  
6
V
V
CC  
CC  
Packaged in thin very small-outline package (TVSOP) — 0.4 mm  
7
A1  
1Y5  
2Y5  
pitch  
8
A2  
Optimized for use with PCK953 in SDRAM module applications  
Low noise, low skew  
9
GND  
GND  
A3  
10  
11  
71 1Y6  
70  
69  
68  
2Y6  
A4  
GND 12  
GND  
DESCRIPTION  
The ALVCHS16830 address driver is designed for 2.3 V to 3.6 V  
13  
A5  
1Y7  
V
operation.  
14  
A6  
67 2Y7  
66  
CC  
15  
V
Diodes to V have been added on the inputs to clamp overshoot.  
V
CC  
CC  
CC  
16  
17  
65 1Y8  
A7  
A8  
The bus hold feature retains the inputs’ last state whenever the input  
bus goes to high impedance. This prevents floating inputs and  
eliminates the need for pull up or pull down resistors.  
64  
2Y8  
GND 18  
A9 19  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
GND  
1Y9  
To ensure the high-impedance state during power up or power  
down, the output-enable (OE) input should be tied to V through a  
CC  
20  
2Y9  
OE1  
pullup resistor; the minimum value of the resistor is determined by  
the current-sinking capability of the driver.  
21  
22  
23  
24  
OE2  
A10  
1Y10  
2Y10  
GND  
The 74ALVCHS16830 is characterized for operation from –40 to  
+85 °C.  
GND  
A11  
1Y11  
2Y11  
FUNCTION TABLE  
A12 25  
Inputs  
Outputs  
1Yn  
V
26  
27  
28  
29  
30  
31  
32  
V
CC  
CC  
A13  
OE1  
L
OE2  
H
A
H
L
2Yn  
Z
1Y12  
2Y12  
H
L
A14  
GND  
GND  
1Y13  
L
H
Z
A15  
A16  
H
L
H
L
Z
Z
H
L
H
L
2Y13  
GND  
1Y14  
2Y14  
H
L
GND  
L
L
H
L
H
L
A17 33  
A18 34  
L
L
H
H
X
Z
Z
V
35  
36  
37  
38  
39  
40  
CC  
V
CC  
2Y18  
1Y18  
1Y15  
2Y15  
GND  
GND  
2Y17  
1Y17  
1Y16  
2Y16  
SW00723  
ORDERING INFORMATION  
PACKAGES  
TEMPERATURE RANGE  
ORDER CODE  
DWG NUMBER  
80-pin plastic thin very small outline (TVSOP)  
–40 to +85 °C  
74ALVCHS16830DGB  
SOT647-1  
2
2002 Mar 15  
853-2280 27859  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
LOGIC DIAGRAM (POSITIVE LOGIC)  
PIN DESCRIPTION  
PIN(S)  
SYMBOL  
FUNCTION  
V
V
V
CC  
CC  
CC  
6, 15, 26, 35, 46, 55, 66, 75  
V
CC  
Supply voltage  
7, 8, 10, 11, 13, 14, 16, 17, 19,  
22, 24, 25, 27, 28, 30, 31, 33, 34  
An  
Inputs  
21  
20  
7
OE2  
OE1  
A1  
1, 2, 4, 5, 36, 37, 39, 40, 41, 42, 1Yn, 2Yn  
44, 45, 47, 48, 50, 51, 53, 54,  
56, 57, 59, 60, 61, 62, 64, 65,  
67, 68, 70, 71, 73, 74, 76, 77,  
79, 80  
Outputs  
5
4
1Y1  
2Y1  
20, 21  
OE1, OE2 Output enable  
GND Ground  
3, 9, 12, 18, 23, 29, 32, 38, 43,  
49, 52, 58, 63, 69, 72, 78  
to 17 other channels  
SW00724  
ABSOLUTE MAXIMUM RATINGS  
1
Over recommended operating free-air temperature range (unless otherwise noted).  
SYMBOL PARAMETER  
Supply voltage range  
CONDITIONS  
RATING  
UNIT  
V
V
CC  
–0.5 to +4.6  
–0.5 to +4.6  
V
Input voltage range  
See Note 2  
See Notes 2 and 3  
V < 0  
V
I
O
V
Output voltage range  
Input clamp current  
–0.5 to V +0.5  
V
CC  
I
IK  
–50  
–50  
mA  
mA  
mA  
I
I
Output clamp current  
Continuous output current  
V < 0  
O
OK  
I
"50  
O
Continuous current through each V  
or GND  
CC  
"100  
mA  
I
, I  
CC GND  
Θ
Package thermal impedance  
Storage temperature range  
See Note 4  
106  
°C/W  
°C  
JA  
T
stg  
–65 to +150  
NOTES:  
1. Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating  
conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
2. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
3. This value is limited to 4.6 V maximum.  
4. The package thermal impedance is calculated in accordance with JESD 51.  
3
2002 Mar 15  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
RECOMMENDED OPERATING CONDITIONS  
All unused control inputs of the device must be held at V or GND to ensure proper device operation.  
CC  
LIMITS  
UNIT  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN  
2.3  
1.7  
2
MAX  
V
CC  
Supply voltage  
3.6  
V
V
V
V
V
V
= 2.3 V to 2.7 V  
= 2.7 V to 3.6 V  
= 2.3 V to 2.7 V  
= 2.7 V to 3.6 V  
CC  
CC  
CC  
CC  
V
IH  
High-level input voltage  
Low-level input voltage  
0
0.7  
0.8  
V
IL  
V
V
I
Input voltage  
V
V
V
CC  
CC  
V
O
Output voltage  
0
V
V
V
= 2.3 V  
= 2.7 V  
–40  
–12  
–12  
–24  
12  
CC  
I
High-level output current  
Low-level output current  
mA  
mA  
CC  
OH  
V
= 3 V  
CC  
V
= 2.3 V  
= 2.7 V  
CC  
CC  
V
12  
I
OL  
V
= 3 V  
24  
CC  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
10  
ns/V  
T
amb  
+85  
°C  
4
2002 Mar 15  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
ELECTRICAL CHARACTERISTICS  
Over recommended operating free-air temperature range (unless otherwise noted).  
LIMITS  
1
SYMBOL  
PARAMETER  
TEST CONDITIONS  
V
MIN  
TYP  
MAX  
UNIT  
CC  
I = –18 mA  
2.3 V  
2.3 V  
–1.2  
I
V
IK  
V
I = 18 mA  
I
V
+1.2  
CC  
2.3 V to  
3.6 V  
I
= –100 µA  
V
CC  
–0.2  
OH  
V
I
I
I
I
I
= –4 mA, V = 1.7 V  
2.3 V  
2.3 V  
2.7 V  
3 V  
1.9  
1.7  
2.4  
2
OH  
OH  
OH  
OH  
OH  
IH  
= –6 mA, V = 1.7 V  
IH  
V
OH  
= –8 mA, V = 2 V  
V
V
IH  
= –12 mA, V = 2 V  
IH  
= –24 mA, V = 2 V  
3 V  
2
IH  
2.3 V to  
3.6 V  
I
OL  
= 100 µA  
0.2  
V
I
I
I
I
I
= 4 mA, V = 0.7 V  
2.3 V  
2.3 V  
2.7 V  
3 V  
0.4  
0.55  
0.55  
0.6  
0.8  
±5  
OL  
OL  
OL  
OL  
OL  
IL  
= 6 mA, V = 0.7 V  
IL  
V
OL  
= 8 mA, V = 0.8 V  
V
V
IL  
= 12 mA, V = 0.8 V  
IL  
= 24 mA, V = 0.8 V  
3 V  
IL  
I
I
V = V or GND  
3.6 V  
2.3 V  
2.3 V  
3 V  
µA  
I
CC  
V = 0.7 V  
45  
–45  
75  
–75  
I
V = 1.7 V  
I
V = 0.8 V  
I
µA  
I
I(hold)  
V = 2 V  
3 V  
I
2
V = 0 to 3.8 V  
3.6 V  
3.6 V  
3.6 V  
±500  
±10  
40  
I
I
V
= V or GND  
µA  
µA  
OZ  
O
CC  
I
V = V or GND, I = 0  
CC  
I
CC  
O
One input at V – 0.8 V,  
3 V to  
3.6 V  
CC  
I  
CC  
750  
µA  
Other inputs at V or GND  
CC  
Control inputs  
3.62  
8.21  
3.53  
C
V = V or GND  
3.3 V  
3.3 V  
pF  
pF  
i
I
CC  
Data inputs  
Outputs  
C
V
O
= V or GND  
o
CC  
NOTES:  
1. All typical values are at V = 3.3 V, T  
= 25 °C.  
amb  
CC  
2. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.  
5
2002 Mar 15  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
SWITCHING CHARACTERISTICS  
Over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2).  
V
= 2.5 V ± 0.2 V  
V
= 2.7 V  
V
CC  
= 3.3 V ± 0.3 V  
CC  
CC  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
MIN  
1.2  
1
MAX  
3.8  
5.7  
4.9  
MIN  
MAX  
MIN  
1.7  
1
MAX  
3.5  
t
t
A
Y
Y
4
ns  
ns  
ns  
ps  
pd  
OE  
5.7  
5.4  
4.8  
en  
t
dis  
OE  
Y
1
1.7  
5.2  
1
t
Output skew  
500  
sk(o)  
NOTE:  
1. Output skew between any 2 outputs of same part switching in the same direction.  
OPERATING CHARACTERISTICS, T  
= 25 °C  
amb  
V
CC  
= 2.5 V ± 0.2 V  
V
CC  
= 3.3 V ± 0.3 V  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
UNIT  
TYP  
TYP  
Power dissipation  
capacitance per  
driver  
All outputs enabled  
All outputs disabled  
49  
53  
C
C = 0, f = 10 MHz  
L
pF  
pd  
6
7.5  
6
2002 Mar 15  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
= 2.5 V ± 0.2 V  
2 × V  
CC  
S1  
500  
Open  
GND  
TEST  
S
1
From Output  
Under Test  
t
Open  
2 × V  
pd  
/t  
C
= 30 pF  
500 Ω  
L
(see Note A)  
t
PLZ PZL CC  
t
/t  
GND  
PHZ PZH  
Load Circuit  
V
CC  
t
w
Timing  
Input  
V
/2  
CC  
V
0 V  
CC  
Input  
V
/2  
V
/2  
CC  
CC  
0 V  
t
su  
t
h
V
Voltage Waveforms  
Pulse Duration  
CC  
Data  
Input  
V
/2  
V
/2  
CC  
CC  
0 V  
Voltage Waveforms  
Setup and Hold Times  
Output  
Control  
V
CC  
(low-level  
enabling)  
V
/2  
V
/2  
CC  
CC  
0 V  
t
t
t
PZL  
PLZ  
V
CC  
Input  
V
/2  
V
/2  
CC  
CC  
Output  
Waveform 1  
V
CC  
0 V  
V
/2  
V
+ 0.15 V  
OL  
S1 at 2 x V  
CC  
CC  
(see Note B)  
V
OL  
t
t
PLH  
PHL  
PZH  
t
PHZ  
V
OH  
V
Output  
Output  
Waveform 2  
S1 at GND  
V
/2  
V
/2  
CC  
OH  
CC  
V
/2  
CC  
V
– 0.15 V  
OH  
V
OL  
0 V  
(see Note B)  
Voltage Waveforms  
Propagation Delay Times  
Voltage Waveforms  
Enable and Disable Times  
SV01849  
NOTES:  
A. C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2 ns, t 2 ns.  
O
r
f
D. The outputs are measured one at a time with one transition per measurement.  
E. t  
F. t  
G. t  
and t  
and t  
are the same as t  
.
dis  
PLZ  
PZL  
PLH  
PHZ  
PZH  
are the same as t  
.
en  
and t  
are the same as t .  
pd  
PHL  
Figure 1. Load circuit and voltage waveforms  
7
2002 Mar 15  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
= 2.7 V and 3.3 V ± 0.3 V  
6 V  
S1  
500 Ω  
Open  
GND  
TEST  
S
From Output  
Under Test  
1
t
Open  
6 V  
pd  
/t  
C
= 50 pF  
500 Ω  
L
(see Note A)  
t
PLZ PZL  
t
/t  
GND  
PHZ PZH  
Load Circuit  
2.7 V  
t
w
Timing  
Input  
1.5 V  
2.7 V  
0 V  
Input  
1.5 V  
1.5 V  
0 V  
t
su  
t
h
2.7 V  
0 V  
Voltage Waveforms  
Pulse Duration  
Data  
Input  
1.5 V  
1.5 V  
Voltage Waveforms  
Setup and Hold Times  
Output  
Control  
(low-level  
2.7 V  
0 V  
1.5 V  
1.5 V  
enabling)  
t
t
t
PZL  
PLZ  
2.7 V  
0 V  
Input  
1.5 V  
1.5 V  
Output  
Waveform 1  
S1 at 6 V  
3 V  
1.5 V  
V
+ 0.3 V  
OL  
(see Note B)  
V
V
OL  
t
t
PLH  
PHL  
PZH  
t
PHZ  
V
OH  
Output  
Output  
Waveform 2  
S1 at GND  
1.5 V  
1.5 V  
OH  
1.5 V  
V
– 0.3 V  
OH  
V
OL  
0 V  
(see Note B)  
Voltage Waveforms  
Propagation Delay Times  
Voltage Waveforms  
Enable and Disable Times  
SV01850  
NOTES:  
A. C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2.5 ns, t 2.5 ns.  
O
r
f
D. The outputs are measured one at a time with one transition per measurement.  
E. t  
F. t  
G. t  
and t  
and t  
are the same as t  
.
dis  
PLZ  
PZL  
PLH  
PHZ  
PZH  
are the same as t  
.
en  
and t  
are the same as t .  
pd  
PHL  
Figure 2. Load circuit and voltage waveforms  
8
2002 Mar 15  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
TSSOP80: plastic thin shrink small outline package; 80 leads; body width 6.1 mm  
SOT647-1  
9
2002 Mar 15  
Philips Semiconductors  
Product data  
18-bit to 36-bit address driver with bus hold (3-State)  
74ALVCHS16830  
Data sheet status  
Product  
status  
Definitions  
[1]  
Data sheet status  
[2]  
Objective data  
Development  
This data sheet contains data from the objective specification for product development.  
Philips Semiconductors reserves the right to change the specification in any manner without notice.  
Preliminary data  
Product data  
Qualification  
Production  
This data sheet contains data from the preliminary specification. Supplementary data will be  
published at a later date. Philips Semiconductors reserves the right to change the specification  
without notice, in order to improve the design and supply the best possible product.  
This data sheet contains data from the product specification. Philips Semiconductors reserves the  
right to make changes at any time in order to improve the design, manufacturing and supply.  
Changes will be communicated according to the Customer Product/Process Change Notification  
(CPCN) procedure SNW-SQ-650A.  
[1] Please consult the most recently issued data sheet before initiating or completing a design.  
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL  
http://www.semiconductors.philips.com.  
Definitions  
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For  
detailed information see the relevant data sheet or data handbook.  
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one  
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or  
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended  
periods may affect device reliability.  
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips  
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or  
modification.  
Disclaimers  
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can  
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications  
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.  
RighttomakechangesPhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard  
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no  
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these  
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless  
otherwise specified.  
Koninklijke Philips Electronics N.V. 2002  
Contact information  
All rights reserved. Printed in U.S.A.  
For additional information please visit  
http://www.semiconductors.philips.com.  
Fax: +31 40 27 24825  
Date of release: 03-02  
9397 750 09605  
For sales offices addresses send e-mail to:  
sales.addresses@www.semiconductors.philips.com.  
Document order number:  
Philips  
Semiconductors  

相关型号:

74ALVCHT16835

18-bit registered driver (3-State)
NXP

74ALVCHT16835DGV

18-bit registered driver (3-State)
NXP

74ALVCHT16835DGV,1

74ALVCHT16835 - 18-bit registered driver (3-State) TSSOP 56-Pin
NXP

74ALVCHT16835DGV:1

74ALVCHT16835 - 18-bit registered driver (3-State) TSSOP 56-Pin
NXP

74ALVCR162245

LOW VOLTAGE CMOS 16-BIT TRANSCEIVER (3-STATE) WITH 3.6V TOLERANT INPUTS AND OUTPUTS
STMICROELECTR

74ALVCR162245TTR

LOW VOLTAGE CMOS 16-BIT TRANSCEIVER (3-STATE) WITH 3.6V TOLERANT INPUTS AND OUTPUTS
STMICROELECTR

74ALVCR162601

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in the Outputs
FAIRCHILD

74ALVCR162601T

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in the Outputs
FAIRCHILD

74ALVCR162601TX

18-Bit Bus Transceiver
FAIRCHILD

74ALVT162240

16-bit inverting buffer/driver with 30ohm termination resistors (3-State)
NXP

74ALVT162240DG-T

IC ALVT SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, Bus Driver/Transceiver
NXP

74ALVT162240DGG

16-bit inverting buffer/driver with 30ohm termination resistors (3-State)
NXP