933669630652 [NXP]
HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DECADE COUNTER, PDIP16, SOT-38-1, DIP-16;
| 型号： | 933669630652 |
| 厂家： | 
NXP |
| 描述： | HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DECADE COUNTER, PDIP16, SOT-38-1, DIP-16 光电二极管 逻辑集成电路 触发器 |
| 文件： | 总11页 (文件大小：132K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT390
Dual decade ripple counter
December 1990
Product specification
File under Integrated Circuits, IC06
Philips Semiconductors
Product specification
Dual decade ripple counter
74HC/HCT390
decade or bi-quinary configuration, since they share a
common master reset input (nMR). If the two master reset
inputs (1MR and 2MR) are used to simultaneously clear all
8 bits of the counter, a number of counting configurations
are possible within one package. The separate clocks
(nCP0 and nCP1 ) of each section allow ripple counter or
frequency division applications of divide-by-2, 4, 5, 10, 20,
25, 50 or 100.
FEATURES
• Two BCD decade or bi-quinary counters
• One package can be configured to divide-by-2, 4, 5, 10,
20, 25, 50 or 100
• Two master reset inputs to clear each decade counter
individually
• Output capability: standard
• ICC category: MSI
Each section is triggered by the HIGH-to-LOW transition of
the clock inputs (nCP0 and nCP1 ). For BCD decade
operation, the nQ0 output is connected to the nCP1 input
of, the divide-by-5 section. For bi-quinary decade
operation, the nQ3 output is connected to the nCP0 input
and nQ0 becomes the decade output.
GENERAL DESCRIPTION
The 74HC/HCT390 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The master reset inputs (1MR and 2MR) are active HIGH
asynchronous inputs to each decade counter which
operates on the portion of the counter identified by the “1”
and “2” prefixes in the pin configuration. A HIGH level on
the nMR input overrides the clocks and sets the four
outputs LOW.
The 74HC/HCT390 are dual 4-bit decade ripple counters
divided into four separately clocked sections. The counters
have two divide-by-2 sections and two divide-by-5
sections. These sections are normally used in a BCD
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
TYPICAL
SYMBOL
PARAMETER
propagation delay
CONDITIONS
UNIT
HC HCT
tPHL/ tPLH
CL = 15 pF; VCC = 5 V
nCP0 to nQ0
14
18
19
26
19
18
61
3.5
21
ns
nCP1 to nQ1
15
23
15
16
66
3.5
20
ns
nCP1 to nQ2
ns
nCP1 to nQ3
ns
nMR to Qn
ns
fmax
CI
maximum clock frequency nCP0, nCP1
input capacitance
MHz
pF
pF
CPD
power dissipation capacitance per counter
notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
2
PD = CPD × VCC2 × fi + ∑ (CL × VCC × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
2
∑ (CL × VCC × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC −1.5 V
December 1990
2
Philips Semiconductors
Product specification
Dual decade ripple counter
74HC/HCT390
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
PIN DESCRIPTION
PIN NO.
SYMBOL
NAME AND FUNCTION
1, 15
1CP0, 2CP0
1MR, 2MR
1Q0 to 1Q3
1CP1, 2CP1
GND
clock input divide-by-2 section (HIGH-to-LOW, edge-triggered)
asynchronous master reset inputs (active HIGH)
flip-flop outputs
2, 14
3, 5, 6, 7
4, 12
clock input divide-by-5 section (HIGH-to-LOW, edge triggered)
ground (0 V)
8
13, 11, 10, 9
16
2Q0 to 2Q3
VCC
flip-flop outputs
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
Dual decade ripple counter
74HC/HCT390
BCD COUNT SEQUENCE
FOR 1/2 THE “390”
BI-QUINARY COUNT SEQUENCE
FOR 1/2 THE “390”
OUTPUTS
Q0 Q1 Q2
OUTPUTS
COUNT
COUNT
Q3
Q0 Q1 Q2
Q3
0
1
2
3
4
5
6
7
8
9
L
L
L
L
L
L
L
L
L
L
L
0
1
2
3
4
5
6
7
8
9
L
L
L
L
L
L
L
H
L
L
L
L
H
L
L
H
H
L
L
L
H
H
L
H
L
L
L
H
L
H
H
H
H
L
L
H
L
L
L
L
H
H
L
L
H
H
H
H
H
L
L
H
H
L
H
L
L
H
L
H
H
L
H
H
H
L
H
L
L
Notes
Note
1. Output Q0 connected to nCP1
with counter input on nCP0.
H = HIGH voltage level
1. Output Q3 connected to nCP0
with counter input on nCP1.
L = LOW voltage level
Fig.4 Functional diagram.
Fig.5 Logic diagram (one counter).
December 1990
4
Philips Semiconductors
Product specification
Dual decade ripple counter
74HC/HCT390
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HC
SYMBOL
PARAMETER
UNIT
WAVEFORMS
VCC
(V)
+25
−40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
nCP0 to nQ0
47
17
14
145
29
25
180
36
31
220
44
38
ns
ns
ns
ns
ns
ns
ns
ns
ns
2.0 Fig.6
4.5
6.0
t
t
t
PHL/ tPLH propagation delay
nCP1 to nQ1
50
18
14
155
31
26
195
39
33
235
47
40
2.0 Fig.6
4.5
6.0
PHL/ tPLH propagation delay
nCP1 to nQ2
74
27
22
210
42
36
265
53
45
315
63
54
2.0 Fig.6
4.5
6.0
PHL/ tPLH propagation delay
nCP1 to nQ3
50
18
14
155
31
26
195
39
33
235
47
40
2.0 Fig.6
4.5
6.0
tPHL
propagation delay
nMR to nQn
52
19
15
165
33
28
205
41
35
250
50
43
2.0 Fig.7
4.5
6.0
tTHL/ tTLH output transition time
19
7
6
75
15
13
95
19
16
110
22
19
2.0 Fig.6
4.5
6.0
tW
clock pulse width
nCP0, nCP1
80
16
14
19
7
6
100
20
17
120
24
20
2.0 Fig.6
4.5
6.0
tW
master reset pulse width
HIGH
80
17
14
28
10
8
105
21
18
130
26
22
2.0 Fig.7
4.5
6.0
trem
removal time
nMR to nCPn
75
15
13
22
8
6
95
19
16
110
22
19
2.0 Fig.7
4.5
6.0
fmax
maximum clock pulse
frequency
nCP0, nCP1
6.0
30
35
20
60
71
4.8
24
28
4.0
20
24
MHz 2.0 Fig.6
4.5
6.0
December 1990
5
Philips Semiconductors
Product specification
Dual decade ripple counter
74HC/HCT390
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications.
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT
UNIT LOAD COEFFICIENT
nCP0
nCP1, nMR
0.45
0.60
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HCT
SYMBOL
PARAMETER
UNIT
WAVEFORMS
VCC
(V)
+25
−40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
nCP0 to nQ0
21
22
30
22
21
7
34
38
51
38
36
15
43
48
64
48
45
19
51
57
77
57
54
22
ns
ns
ns
ns
ns
ns
ns
ns
ns
4.5 Fig.6
4.5 Fig.6
4.5 Fig.6
4.5 Fig.6
4.5 Fig.7
4.5 Fig.6
4.5 Fig.6
4.5 Fig.7
4.5 Fig.7
t
t
t
PHL/ tPLH propagation delay
nCP1 to nQ1
PHL/ tPLH propagation delay
nCP1 to nQ2
PHL/ tPLH propagation delay
nCP1 to nQ3
tPHL
propagation delay
nMR to nQn
t
THL/ tTLH output transition time
tW
clock pulse width
nCP0, nCP1
18
17
15
27
8
23
21
19
22
27
26
22
18
tW
master reset pulse width
HIGH
10
8
trem
fmax
removal time
nMR to nCPn
maximum clock pulse
frequency
55
MHz 4.5 Fig.6
nCP0, nCP1
December 1990
6
Philips Semiconductors
Product specification
Dual decade ripple counter
74HC/HCT390
AC WAVEFORMS
(1) HC : VM = 50%; VI = GND to VCC
.
HCT : VM = 1.3 V; VI = GND to 3 V.
Fig.6 Waveforms showing the clock (nCPn) to output (nQn) propagation delays, the clock pulse width, the output
transition times and the maximum clock frequency.
(1) HC : VM = 50%; VI = GND to VCC
.
HCT : VM = 1.3 V; VI = GND to 3 V.
Fig.7 Waveforms showing the master reset (nMR) pulse width, the master reset to output (nQn) propagation
delays and the master reset to clock (nCPn) removal time.
PACKAGE OUTLINES
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.
December 1990
7
it Q
Philips Semiconductors Home
ProducBuy
MySemContac
Product Information
catalogonline
Information as of 2003-04-22
My.Semiconductors.COM.
Your personal service from Use right mouse button to
Philips Semiconductors.
Please register now !
Stay informed
74HC/HCT390; Dual
decade ripple
counter
download datasheet
Download datasheet
Products
General description
Features
Datasheet
Applications
Buy online
Parametrics
Support & tools
Similar products
Email/translate
Block diagram
Products & packages
MultiMarket
Semiconductors
•
•
•
Product Selector
Catalog by
Function
General description
The 74HC/HCT390 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC standard no. 7A.
Catalog by
System
•
Cross-reference
Packages
•
•
The 74HC/HCT390 are dual 4-bit decade ripple counters divided into four separately clocked sections. The counters
have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or
bi-quinary configuration, since they share a common master reset input (nMR). If the two master reset inputs (1MR
and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are
possible within one package. The separate clocks (nCP and nCP ) of each section allow ripple counter or frequency
End of Life
information
Distributors Go
Here!
•
•
0
1
division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.
Models
•
•
Each section is triggered by the HIGH-to-LOW transition of the clock inputs (nCP and nCP ). For BCD decade
0
1
SoC solutions
operation, the nQ output is connected to the nCP input of, the divide-by-5 section. For bi-quinary decade
0
1
operation, the nQ output is connected to the nCP input and nQ becomes the decade output.
3
0
0
The master reset inputs (1MR and 2MR) are active HIGH asynchronous inputs to each decade counter which
operates on the portion of the counter identified by the '1' and '2' prefixes in the pin configuration. A HIGH level on
the nMR input overrides the clocks and sets the four outputs LOW.
Features
●
●
●
●
●
Two BCD decade or bi-quinary counters
One package can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100
Two master reset inputs to clear each decade counter individually
Output capability: standard
I
category: MSI
CC
Datasheet
Type number Title
Publication release Datasheet status
date
Page
count
File size Datasheet
(kB)
74HC/HCT390 Dual decade 12/1/1990
Product specification 7
46
Download
ripple
counter
Additional datasheet info
To complete the device datasheet with package and family information, also download the following PDF files. The
"Logic Package Information" document is required to determine in which package(s) this device is available.
Document
Description
1
2
3
HCT_FAMILY_SPECIFICATIONS HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic
Family Specifications
HCT_PACKAGE_INFO
HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package
Information
HCT_PACKAGE_OUTLINES
HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic
Package Outlines
Parametrics
Type number Package
Description Propagation Voltage No. Power
Logic
Output
Delay(ns)
of Dissipation
Pins Considerations Levels
Low Power or
16 Battery
Switching Drive
Capability
Dual Decade
Ripple
Counter
SOT109
74HC390D
5 Volts
+
15
15
15
15
CMOS
CMOS
CMOS
CMOS
Low
(SO16)
Applications
Dual Decade
Ripple
Counter
Low Power or
16 Battery
SOT338-1
74HC390DB
5 Volts
+
Low
Low
Low
(SSOP16)
Applications
Dual Decade
Ripple
Counter
Low Power or
16 Battery
SOT38-1
74HC390N
5 Volts
+
(DIP16)
Applications
Dual Decade
Ripple
Counter
Low Power or
16 Battery
SOT403-1
74HC390PW
5 Volts
+
(TSSOP16)
Applications
Dual Decade
Ripple
Counter;
TTL
Low Power or
16 Battery
SOT109
74HCT390D
5 Volts
+
15
15
TTL
TTL
Low
Low
(SO16)
Applications
Enabled
Dual Decade
Ripple
Counter;
TTL
Low Power or
16 Battery
Applications
SOT338-1
74HCT390DB
5 Volts
+
(SSOP16)
Enabled
Dual Decade
Ripple
Counter;
TTL
Low Power or
16 Battery
Applications
SOT38-1
(DIP16)
5 Volts
+
74HCT390N
15
TTL
Low
Enabled
Products, packages, availability and ordering
Type number North
American
Ordering code Marking/Packing Package Device status Buy online
Discretes
(12NC)
packing info
type number
Standard Marking
9337 147 20652 * Bulk Pack,
CECC
SOT109
(SO16)
74HC390D
74HC390D
Full production
Standard Marking
74HC390D-T 9337 147 20653 * Reel Pack,
SMD, 13", CECC
SOT109
(SO16)
Full production
Full production
Full production
SOT338-1
(SSOP16)
Standard Marking
* Bulk Pack
74HC390DB 74HC390DB 9351 893 30112
Standard Marking
9351 893 30118 * Reel Pack,
SOT338-1
(SSOP16)
74HC390DB-
T
SMD, 13"
Standard Marking
9336 696 30652 * Bulk Pack,
SOT38-1
(DIP16)
74HC390N
74HC390N
Full production
Full production
Full production
CECC
SOT403-1
Standard Marking
* Bulk Pack
74HC390PW 74HC390PW 9351 890 60112
74HC390PW-
(TSSOP16)
Standard Marking
9351 890 60118 * Reel Pack,
SOT403-1
(TSSOP16)
T
SMD, 13"
Standard Marking
74HCT390D 74HCT390D 9337 152 00652 * Bulk Pack,
CECC
SOT109
(SO16)
Full production
Standard Marking
9337 152 00653 * Reel Pack,
SMD, 13", CECC
SOT109
(SO16)
74HCT390D-
T
Full production
Full production
Full production
SOT338-1
(SSOP16)
Standard Marking
* Bulk Pack
74HCT390DB 74HCT390DB 9351 899 30112
Standard Marking
9351 899 30118 * Reel Pack,
SOT338-1
(SSOP16)
74HCT390DB-
T
SMD, 13"
Standard Marking
74HCT390N 74HCT390N 9336 702 60652 * Bulk Pack,
CECC
SOT38-1
(DIP16)
Full production
Products in the above table are all in production. Some variants are discontinued; click here for information on these
variants.
Similar products
74HC/HCT390 links to the similar products page containing an overview of products that are similar in
function or related to the type number(s) as listed on this page. The similar products page includes products from the
same catalog tree(s), relevant selection guides and products from the same functional category.
Support & tools
HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications(date 01-Mar-98)
HC/T User Guide(date 01-Nov-97)
Email/translate this product information
●
●
Email this product information.
Translate this product information page from English to:
French
Translate
The English language is the official language used at the semiconductors.philips.com website and webpages. All
translations on this website are created through the use of Google Language Tools and are provided for convenience
purposes only. No rights can be derived from any translation on this website.
About this Web Site
| Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |
| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |
相关型号：
933669640652
IC HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, PDIP16, 0.300 INCH, PLASTIC, MO-001AE, SOT-38-1, DIP-16, Counter
NXP
933669670652
HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, SOT-38-1, DIP-16
NXP
933669690652
HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDIP16, PLASTIC, SOT38-1, DIP-16
NXP
933669770652
HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDIP16, SOT-38-1, DIP-16
NXP
933669780652
HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, SOT-38-1, DIP-16
NXP
933669870652
HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-16
NXP
933669890652
HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, SOT-38-1, DIP-16
NXP
©2020 ICPDF网 联系我们和版权申明