935175170118 [NXP]
D Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, PDSO14;
| 型号： | 935175170118 |
| 厂家： | 
NXP |
| 描述： | D Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, PDSO14 光电二极管 |
| 文件： | 总18页 (文件大小：178K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
74HC/HCT74
Dual D-type flip-flop with set and
reset; positive-edge trigger
1998 Feb 23
Product specification
Supersedes data of September 1993
File under Integrated Circuits, IC06
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
The set and reset are asynchronous active LOW inputs
and operate independently of the clock input. Information
on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D inputs
must be stable one set-up time prior to the LOW-to-HIGH
clock transition for predictable operation.
FEATURES
• Output capability: standard
• ICC category: flip-flops
GENERAL DESCRIPTION
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
The 74HC/HCT74 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT74 are dual positive-edge triggered, D-type
flip-flops with individual data (D) inputs, clock (CP) inputs,
set (SD) and reset (RD) inputs; also complementary Q and
Q outputs.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
TYPICAL
SYMBOL
PARAMETER
propagation delay
CONDITIONS
UNIT
HC
HCT
t
PHL/ tPLH
CL = 15 pF; VCC = 5 V
nCP to nQ, nQ
14
15
16
76
15
ns
nSD to nQ, nQ
18
18
59
3.5
29
ns
nRD to nQ, nQ
ns
fmax
CI
maximum clock frequency
input capacitance
MHz
pF
3.5
24
CPD
power dissipation capacitance per flip-flop
notes 1 and 2
pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
1998 Feb 23
2
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
ORDERING INFORMATION
PACKAGE
TYPE
NUMBER
NAME
DIP14
DESCRIPTION
VERSION
74HC(T)74N
74HC(T)74D
74HCT74DB
74HCT74PW
plastic dual in-line package; 14 leads (300 mil)
SOT27-1
SOT108-1
SOT337-1
SO14
plastic small outline package; 14 leads; body width 3.9 mm
plastic shrink small outline package; 14 leads; body width 5.3 mm
SSOP14
TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1
PIN DESCRIPTION
PIN NO.
SYMBOL
NAME AND FUNCTION
1, 13
2, 12
3, 11
4, 10
5, 9
6, 8
7
1RD, 2RD
1D, 2D
1CP, 2CP
1SD, 2SD
1Q, 2Q
1Q, 2Q
GND
asynchronous reset-direct input (active LOW)
data inputs
clock input (LOW-to-HIGH, edge-triggered)
asynchronous set-direct input (active LOW)
true flip-flop outputs
complement flip-flop outputs
ground (0 V)
14
VCC
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
1998 Feb 23
3
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
FUNCTION TABLE
INPUTS
OUTPUTS
SD
RD
CP
D
Q
Q
L
H
L
H
L
L
X
X
X
X
X
X
H
L
L
H
H
H
INPUTS
OUTPUTS
SD
RD
CP
↑
D
L
Qn+1
Qn+1
H
H
H
H
L
H
L
↑
H
H
Note
1. H = HIGH voltage level
L = LOW voltage level
X = don’t care
↑ = LOW-to-HIGH CP transition
Qn+1 = state after the next LOW-to-HIGH CP transition
Fig.4 Functional diagram.
Fig.5 Logic diagram (one flip-flop).
1998 Feb 23
4
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: flip-flops
AC CHARACTERISTICS
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HC
SYMBOL PARAMETER
UNIT
VCC
+25
−40 to +85 −40 to +125
WAVEFORMS
(V)
min. typ. max. min. max min. max.
tPHL/ tPLH propagation delay
nCP to nQ, nQ
47
17
14
50
18
14
52
19
15
19
7
175
35
220
44
265 ns
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
Fig.6
Fig.7
Fig.7
Fig.6
Fig.6
Fig.7
Fig.7
Fig.6
Fig.6
Fig.6
53
30
37
45
t
t
t
PHL/ tPLH propagation delay
200
40
250
50
300 ns
nSD to nQ, nQ
60
34
43
51
PHL/ tPLH propagation delay
nRD to nQ, nQ
200
40
250
50
300 ns
60
51
34
43
THL/ tTLH output transition time
75
95
110
22
ns
15
19
6
13
16
19
tW
clock pulse width
HIGH or LOW
80
16
14
19
7
100
20
17
100
20
17
40
8
120
24
20
120
24
20
45
9
ns
6
tW
set or reset pulse width 80
19
7
ns
LOW
16
14
6
trem
tsu
th
removal time
set or reset
30
6
3
ns
1
5
1
7
8
set-up time
nD to nCP
60
12
10
3
6
75
15
13
3
90
18
15
3
ns
2
2
hold time
−6
−2
−2
23
69
82
ns
nCP to nD
3
3
3
3
3
3
fmax
maximum clock pulse
frequency
6.0
30
35
4.8
24
28
4.0
20
24
MHz
1998 Feb 23
5
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: flip-flops
Note to HCT types
The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications.
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT
UNIT LOAD COEFFICIENT
0.70
nD
nRD
nSD
nCP
0.70
0.80
0.80
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
T
amb (°C)
TEST CONDITIONS
74HCT
SYMBOL PARAMETER
UNIT
VCC
+25
−40 to +85 −40 to +125
WAVEFORMS
(V)
min. typ. max. min. max. min. max.
t
PHL/ tPLH propagation delay
18
23
24
7
35
40
40
15
44
50
50
19
53
60
60
22
ns
ns
ns
ns
ns
ns
ns
ns
ns
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
Fig.6
Fig.7
Fig.7
Fig.6
Fig.6
Fig.7
Fig.7
Fig.6
Fig.6
Fig.6
nCP to nQ, nQ
tPHL/ tPLH propagation delay
nSD to nQ, nQ
tPHL/ tPLH propagation delay
nRD to nQ, nQ
tTHL/ tTLH output transition time
tW
clock pulse width
HIGH or LOW
18
16
6
9
23
20
8
27
24
9
tW
set or reset pulse width
LOW
9
trem
tsu
th
removal time
set or reset
1
set-up time
nD to nCP
12
3
5
15
3
18
3
hold time
nCP to nD
−3
54
fmax
maximum clock pulse
frequency
27
22
18
MHz 4.5
1998 Feb 23
6
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
AC WAVEFORMS
The shaded areas indicate when the input is permitted to
change for predictable output performance.
(1) HC : VM = 50%; VI = GND to VCC
.
HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.6 Waveforms showing the clock (nCP) to output (nQ, nQ) propagation delays, the clock pulse width, the nD
to nCP set-up, the nCP to nD hold times, the output transition times and the maximum clock pulse
frequency.
(1)
V
M
nCP INPUT
t
rem
(1)
V
M
nS INPUT
D
t
rem
t
t
W
W
(1)
V
M
nR INPUT
D
t
t
PHL
PLH
(1)
V
nQ OUTPUT
nQ OUTPUT
M
t
t
PLH
PHL
(1) HC : VM = 50%; VI = GND to VCC
.
HCT: VM = 1.3 V; VI = GND to 3 V.
(1)
V
M
MGL350
Fig.7 Waveforms showing the set (nSD) and reset (nRD) input to output (nQ, nQ) propagation delays, the set
and reset pulse widths and the nRD, nSD to nCP removal time.
1998 Feb 23
7
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
PACKAGE OUTLINES
DIP14: plastic dual in-line package; 14 leads (300 mil)
SOT27-1
D
M
E
A
2
A
A
1
L
c
e
w M
Z
b
1
(e )
1
b
M
H
14
8
pin 1 index
E
1
7
0
5
10 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
(1)
Z
A
A
A
2
(1)
(1)
1
UNIT
mm
b
b
c
D
E
e
e
L
M
M
H
w
1
1
E
max.
min.
max.
max.
1.73
1.13
0.53
0.38
0.36
0.23
19.50
18.55
6.48
6.20
3.60
3.05
8.25
7.80
10.0
8.3
4.2
0.51
3.2
2.54
0.10
7.62
0.30
0.254
0.01
2.2
0.068
0.044
0.021
0.015
0.014
0.009
0.77
0.73
0.26
0.24
0.14
0.12
0.32
0.31
0.39
0.33
inches
0.17
0.020
0.13
0.087
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
EIAJ
92-11-17
95-03-11
SOT27-1
050G04
MO-001AA
1998 Feb 23
8
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
SO14: plastic small outline package; 14 leads; body width 3.9 mm
SOT108-1
D
E
A
X
c
y
H
v
M
A
E
Z
8
14
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
1
7
e
detail X
w
M
b
p
0
2.5
scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.
0.25
0.10
1.45
1.25
0.49
0.36
0.25
0.19
8.75
8.55
4.0
3.8
6.2
5.8
1.0
0.4
0.7
0.6
0.7
0.3
mm
1.75
1.27
0.050
1.05
0.25
0.01
0.25
0.1
0.25
0.01
8o
0o
0.010 0.057
0.004 0.049
0.019 0.0100 0.35
0.014 0.0075 0.34
0.16
0.15
0.244
0.228
0.039 0.028
0.016 0.024
0.028
0.012
inches
0.041
0.01 0.004
0.069
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
EIAJ
95-01-23
97-05-22
SOT108-1
076E06S
MS-012AB
1998 Feb 23
9
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm
SOT337-1
D
E
A
X
c
y
H
v
M
A
E
Z
8
14
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
7
1
detail X
w M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
p
p
1
2
3
E
max.
8o
0o
0.21
0.05
1.80
1.65
0.38
0.25
0.20
0.09
6.4
6.0
5.4
5.2
7.9
7.6
1.03
0.63
0.9
0.7
1.4
0.9
mm
2.0
0.25
0.65
1.25
0.2
0.13
0.1
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
EIAJ
95-02-04
96-01-18
SOT337-1
MO-150AB
1998 Feb 23
10
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm
SOT402-1
D
E
A
X
c
y
H
v
M
A
E
Z
8
14
Q
(A )
3
A
2
A
A
1
pin 1 index
θ
L
p
L
1
7
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.72
0.38
mm
1.10
0.25
0.65
1.0
0.2
0.13
0.1
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
EIAJ
94-07-12
95-04-04
SOT402-1
MO-153
1998 Feb 23
11
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
Typical reflow temperatures range from 215 to 250 °C.
Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45 °C.
SOLDERING
Introduction
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.
WAVE SOLDERING
Wave soldering can be used for all SO packages. Wave
soldering is not recommended for SSOP and TSSOP
packages, because of the likelihood of solder bridging due
to closely-spaced leads and the possibility of incomplete
solder penetration in multi-lead devices.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our “IC Package Databook” (order code 9398 652 90011).
If wave soldering is used - and cannot be avoided for
SSOP and TSSOP packages - the following conditions
must be observed:
DIP
• A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave) soldering
technique should be used.
SOLDERING BY DIPPING OR BY WAVE
The maximum permissible temperature of the solder is
260 °C; solder at this temperature must not be in contact
with the joint for more than 5 seconds. The total contact
time of successive solder waves must not exceed
5 seconds.
• The longitudinal axis of the package footprint must be
parallel to the solder flow and must incorporate solder
thieves at the downstream end.
Even with these conditions:
The device may be mounted up to the seating plane, but
the temperature of the plastic body must not exceed the
specified maximum storage temperature (Tstg max). If the
printed-circuit board has been pre-heated, forced cooling
may be necessary immediately after soldering to keep the
temperature within the permissible limit.
• Only consider wave soldering SSOP packages that
have a body width of 4.4 mm, that is
SSOP16 (SOT369-1) or SSOP20 (SOT266-1).
• Do not consider wave soldering TSSOP packages
with 48 leads or more, that is TSSOP48 (SOT362-1)
and TSSOP56 (SOT364-1).
REPAIRING SOLDERED JOINTS
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Apply a low voltage soldering iron (less than 24 V) to the
lead(s) of the package, below the seating plane or not
more than 2 mm above it. If the temperature of the
soldering iron bit is less than 300 °C it may remain in
contact for up to 10 seconds. If the bit temperature is
between 300 and 400 °C, contact may be up to 5 seconds.
Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
6 seconds. Typical dwell time is 4 seconds at 250 °C.
SO, SSOP and TSSOP
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
REFLOW SOLDERING
Reflow soldering techniques are suitable for all SO, SSOP
and TSSOP packages.
REPAIRING SOLDERED JOINTS
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Fix the component by first soldering two diagonally-
opposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.
Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method.
1998 Feb 23
12
Philips Semiconductors
Product specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
74HC/HCT74
DEFINITIONS
Data sheet status
Objective specification
Preliminary specification
Product specification
This data sheet contains target or goal specifications for product development.
This data sheet contains preliminary data; supplementary data may be published later.
This data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
1998 Feb 23
13
it Q
Philips Semiconductors Home
ProducBuy
MySemContac
Product Information
catalogonline
Information as of 2003-04-22
My.Semiconductors.COM.
Your personal service from Use right mouse button to
Philips Semiconductors.
Please register now !
Stay informed
74HC/HCT74; Dual
D-type flip-flop with
set and reset;
positive-edge
trigger
download datasheet
Download datasheet
Products
MultiMarket
Semiconductors
•
•
•
Product Selector
Catalog by
Function
General description
Features
Datasheet
Applications
Buy online
Parametrics
Support & tools
Similar products
Email/translate
Block diagram
Products & packages
Catalog by
System
•
General description
Cross-reference
Packages
•
•
The 74HC/HCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC standard no. 7A.
End of Life
information
Distributors Go
Here!
•
•
The 74HC/HCT74 are dual positive-edge triggered, D-type flip-flops with individual data (D) inputs, clock (CP)
inputs, set (SD ) and reset (RD) inputs; also complementary Q and Q outputs.
Models
•
•
The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information
on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs
must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
SoC solutions
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
Features
●
●
Output capability: standard
ICC category: flip-flops
Datasheet
Type number Title
Publication release Datasheet status
date
Page
count
File
size
(kB)
Datasheet
74HC/HCT74 Dual D-type 2/23/1998
Product specification 13
87
Download
flip-flop with
set and reset;
positive-edge
trigger
Additional datasheet info
To complete the device datasheet with package and family information, also download the following PDF files.
The "Logic Package Information" document is required to determine in which package(s) this device is available.
Document
Description
1
2
3
HCT_FAMILY_SPECIFICATIONS HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic
Family Specifications
HCT_PACKAGE_INFO
HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package
Information
HCT_PACKAGE_OUTLINES
HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic
Package Outlines
Parametrics
Type
Package
Description Propagation Voltage No. Power
Logic
Output
number
Delay(ns)
of Dissipation
Pins Considerations Levels
Switching Drive
Capability
Dual D-
Type Flip-
Flop with
Set and
Reset;
Positive-
Edge
Trigger
Low Power or
14 Battery
SOT108-1
(SO14)
5 Volts
+
74HC74D
74HC74DB
74HC74N
74HC74PW
15
CMOS
CMOS
CMOS
CMOS
Low
Applications
Dual D-
Type Flip-
Flop with
Set and
Reset;
Positive-
Edge
Trigger
Low Power or
14 Battery
SOT337-1
(SSOP14)
5 Volts
+
15
15
15
Low
Low
Low
Applications
Dual D-
Type Flip-
Flop with
Set and
Reset;
Positive-
Edge
Trigger
Low Power or
14 Battery
SOT27-1
(DIP14)
5 Volts
+
Applications
Dual D-
Type Flip-
Flop with
Set and
Reset;
Low Power or
14 Battery
Applications
SOT402-1
(TSSOP14)
5 Volts
+
Positive-
Edge
Trigger
Dual D-
Type Flip-
Flop with
Set and
Reset;
Positive-
Edge
Trigger;
TTL
Low Power or
14 Battery
SOT108-1
(SO14)
5 Volts
+
74HCT74D
74HCT74DB
74HCT74N
74HCT74PW
15
15
15
15
TTL
TTL
TTL
TTL
Low
Low
Low
Low
Applications
Enabled
Dual D-
Type Flip-
Flop with
Set and
Reset;
Positive-
Edge
Trigger;
TTL
Low Power or
14 Battery
SOT337-1
(SSOP14)
5 Volts
+
Applications
Enabled
Dual D-
Type Flip-
Flop with
Set and
Reset;
Positive-
Edge
Trigger;
TTL
Low Power or
14 Battery
SOT27-1
(DIP14)
5 Volts
+
Applications
Enabled
Dual D-
Type Flip-
Flop with
Set and
Reset;
Low Power or
14 Battery
Applications
SOT402-1
(TSSOP14)
5 Volts
+
Positive-
Edge
Trigger;
TTL
Enabled
Products, packages, availability and ordering
Type
North
Ordering code Marking/Packing Package Device status Buy online
Discretes
number
American
type number
(12NC)
packing info
Standard Marking
9337 133 80652 * Bulk Pack,
CECC
SOT108-1
(SO14)
74HC74D
74HC74D
Full production
Standard Marking
74HC74D-T 9337 133 80653 * Reel Pack,
SMD, 13", CECC
SOT108-1
(SO14)
Full production
Full production
SOT337-1
(SSOP14)
Standard Marking
* Bulk Pack
74HC74DB 74HC74DB 9351 751 70112
Standard Marking
9351 751 70118 * Reel Pack,
SOT337-1
(SSOP14)
74HC74DB-
T
Full production
SMD, 13"
Standard Marking
9336 691 30652 * Bulk Pack,
SOT27-1
(DIP14)
74HC74N
74HC74N
Full production
Full production
Full production
CECC
SOT402-1
Standard Marking
* Bulk Pack
74HC74PW 74HC74PW 9351 751 30112
74HC74PW-
(TSSOP14)
Standard Marking
9351 751 30118 * Reel Pack,
SOT402-1
(TSSOP14)
T
SMD, 13"
Standard Marking
74HCT74D 74HCT74D 9337 133 90652 * Bulk Pack,
CECC
SOT108-1
(SO14)
Full production
Standard Marking
9337 133 90653 * Reel Pack,
SMD, 13", CECC
SOT108-1
(SO14)
74HCT74D-
T
Full production
Full production
Full production
SOT337-1
(SSOP14)
Standard Marking
* Bulk Pack
74HCT74DB 74HCT74DB 9351 751 80112
Standard Marking
9351 751 80118 * Reel Pack,
SOT337-1
(SSOP14)
74HCT74DB-
T
SMD, 13"
Standard Marking
74HCT74N 74HCT74N 9336 692 50652 * Bulk Pack,
CECC
SOT27-1
(DIP14)
Full production
Full production
Full production
SOT402-1
Standard Marking
* Bulk Pack
74HCT74PW 74HCT74PW 9351 751 50112
(TSSOP14)
Standard Marking
9351 751 50118 * Reel Pack,
SOT402-1
74HCT74PW-
T
(TSSOP14)
SMD, 13"
Products in the above table are all in production. Some variants are discontinued; click here for information on
these variants.
Similar products
74HC/HCT74 links to the similar products page containing an overview of products that are similar in
function or related to the type number(s) as listed on this page. The similar products page includes products from
the same catalog tree(s), relevant selection guides and products from the same functional category.
Support & tools
HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications(date 01-Mar-98)
HC/T User Guide(date 01-Nov-97)
Email/translate this product information
●
●
Email this product information.
Translate this product information page from English to:
Translate
French
The English language is the official language used at the semiconductors.philips.com website and webpages. All
translations on this website are created through the use of Google Language Tools and are provided for
convenience purposes only. No rights can be derived from any translation on this website.
About this Web Site
| Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |
| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明