BLF8G24LS-100VJ [NXP]

BLF8G24LS-100V;
BLF8G24LS-100VJ
型号: BLF8G24LS-100VJ
厂家: NXP    NXP
描述:

BLF8G24LS-100V

局域网 放大器 CD 晶体管
文件: 总9页 (文件大小:111K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
BLF8G24LS-100V;  
BLF8G24LS-100GV  
Power LDMOS transistor  
Rev. 1 — 4 November 2013  
Objective data sheet  
1. Product profile  
1.1 General description  
100 W LDMOS power transistor with improved video bandwidth for base station  
applications at frequencies from 2300 MHz to 2400 MHz.  
Table 1.  
Typical performance  
Typical RF performance at Tcase = 25 C in a common source class-AB production test circuit.  
Test signal  
f
IDq  
VDS PL(AV)  
Gp  
(dB) (%) (dBc)  
17 28  
32 [1]  
D  
ACPR5M  
(MHz)  
(mA)  
900  
(V)  
(W)  
2-carrier W-CDMA  
2300 to 2400  
28  
25  
[1] Test signal: 3GPP test model 1; 64 DPCH; PAR = 8.4 dB at 0.01 % probability on CCDF per carrier;  
5 MHz carrier spacing.  
1.2 Features and benefits  
Excellent ruggedness  
High efficiency  
Low thermal resistance providing excellent thermal stability  
Decoupling leads to enable improved video bandwidth (110 MHz typical)  
Designed for broadband operation (2300 MHz to 2400 MHz)  
Lower output capacitance for improved performance in Doherty applications  
Designed for low memory effects providing excellent pre-distortability  
Internally matched for ease of use  
Integrated ESD protection  
Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances  
(RoHS)  
1.3 Applications  
RF power amplifiers for W-CDMA base stations and multi carrier applications in the  
2300 MHz to 2400 MHz frequency range  
 
 
 
 
 
BLF8G24LS-100(G)V  
NXP Semiconductors  
Power LDMOS transistor  
2. Pinning information  
Table 2.  
Pin  
Pinning  
Description  
Simplified outline  
Graphic symbol  
BLF8G24LS-100V (SOT1244B)  
1
2
3
4
5
6
7
drain  
gate  
ꢀꢇꢁ  
ꢃꢇꢄ  
[1]  
source  
decoupling lead  
decoupling lead  
n.c.  
DDDꢀꢁꢁꢂꢃꢄꢅ  
n.c.  
BLF8G24LS-100GV (SOT1244C)  
1
2
3
4
5
6
7
drain  
gate  
ꢀꢇꢁ  
ꢃꢇꢄ  
[1]  
source  
decoupling lead  
decoupling lead  
n.c.  
DDDꢀꢁꢁꢂꢃꢄꢅ  
n.c.  
[1] Connected to flange.  
3. Ordering information  
Table 3.  
Ordering information  
Type number  
Package  
Name Description  
Version  
BLF8G24LS-100V  
BLF8G24LS-100GV  
-
-
earless flanged ceramic package; 6 leads  
earless flanged ceramic package; 6 leads  
SOT1244B  
SOT1244C  
4. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134).  
Symbol  
VDS  
Parameter  
Conditions  
Min  
Max  
Unit  
drain-source voltage  
gate-source voltage  
storage temperature  
junction temperature  
-
65  
V
V
VGS  
Tstg  
0.5 +13  
65  
+150 C  
225 C  
[1]  
Tj  
-
[1] Continuous use at maximum temperature will affect reliability.  
BLF8G24LS-100V_24LS-100GV  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Objective data sheet  
Rev. 1 — 4 November 2013  
2 of 9  
 
 
 
 
 
BLF8G24LS-100(G)V  
NXP Semiconductors  
Power LDMOS transistor  
5. Thermal characteristics  
Table 5.  
Thermal characteristics  
Symbol Parameter  
Conditions  
Typ  
Unit  
Rth(j-c)  
thermal resistance from junction to case  
Tcase = 80 C; PL = 48 W  
0.29  
K/W  
6. Characteristics  
Table 6.  
DC characteristics  
Tj = 25 C unless otherwise specified.  
Symbol Parameter  
Conditions  
Min Typ Max Unit  
V(BR)DSS drain-source breakdown voltage VGS = 0 V; ID = 1 mA  
65  
-
-
V
V
VGS(th)  
IDSS  
gate-source threshold voltage  
drain leakage current  
VDS = 10 V; ID = 153 mA  
VGS = 0 V; VDS = 28 V  
1.5 1.9  
2.3  
-
-
-
4.2 A  
IDSX  
drain cut-off current  
VGS = VGS(th) + 3.75 V;  
VDS = 10 V  
29  
-
A
IGSS  
gfs  
gate leakage current  
VGS = 11 V; VDS = 0 V  
-
-
-
-
420 nA  
forward transconductance  
VDS = 10 V; ID = 153 mA  
1.27  
0.1  
-
-
S
RDS(on) drain-source on-state resistance VGS = VGS(th) + 3.75 V;  
ID = 5.35 A  
Table 7.  
RF characteristics  
Test signal: 2-carrier W-CDMA, 3GPP test model 1; 64 DPCH; PAR = 7.2 dB at 0.01 % probability  
on the CCDF; f1 = 2302.5 MHz; f2 = 2307.5 MHz; f3 = 2392.5 MHz; f4 = 2397.5 MHz;  
RF performance at VDS = 28 V; IDq = 900 mA; Tcase = 25 C; unless otherwise specified; in a  
class-AB production test circuit.  
Symbol Parameter  
Conditions  
Min  
Typ Max  
Unit  
dB  
%
Gp  
power gain  
PL(AV) = 25 W  
PL(AV) = 25 W  
PL(AV) = 25 W  
<tbd> 17  
<tbd> 28  
-
-
-
D  
drain efficiency  
input return loss  
RLin  
-
-
10  
dB  
ACPR5M adjacent channel power ratio (5 MHz) PL(AV) = 25 W  
32 <tbd> dBc  
7. Test information  
7.1 Ruggedness in class-AB operation  
The BLF8G24LS-100V and BLF8G24LS-100GV are capable of withstanding a load  
mismatch corresponding to VSWR = 10 : 1 through all phases under the following  
conditions: VDS = 28 V; IDq = 900 mA; PL = 100 W; f = 2300 MHz.  
BLF8G24LS-100V_24LS-100GV  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Objective data sheet  
Rev. 1 — 4 November 2013  
3 of 9  
 
 
 
 
BLF8G24LS-100(G)V  
NXP Semiconductors  
Power LDMOS transistor  
8. Package outline  
(DUOHVVꢀIODQJHGꢀFHUDPLFꢀSDFNDJHꢁꢀꢂꢀOHDGV  
627ꢃꢄꢅꢅ%  
'
$
)
&
%
'
8
H
F
Y
$
\
(
8
+
(
$
4
E
E
Z
%
ꢂꢊꢈPP  
VFDOH  
'LPHQVLRQV  
ꢌꢂꢍ  
ꢌꢅꢍ  
4
8QLW  
$
E
E
F
'
'
H
(
(
)
+
8
8
Y
Z
\
PD[ ꢀꢎꢄꢁ  
QRP  
ꢂꢎꢀꢂ ꢂꢅꢎꢋꢆ ꢊꢎꢂꢋ ꢅꢊꢎꢊꢅ ꢂꢏꢎꢏꢃ  
ꢏꢎꢁꢆ ꢏꢎꢁꢆ ꢂꢎꢂꢀ ꢂꢏꢎꢏꢀ ꢂꢎꢄꢊ ꢅꢊꢎꢄꢊ ꢏꢎꢏꢂ ꢊꢎꢅꢁ ꢊꢎꢅꢁ ꢊꢎꢅꢁ  
ꢂꢋꢎꢊꢆ  
ꢊꢎꢄꢂꢊ  
PP  
PLQ ꢆꢎꢀꢁ  
ꢂꢎꢂꢀ ꢂꢅꢎꢁꢄ ꢊꢎꢂꢊ ꢂꢏꢎꢃꢂ ꢂꢏꢎꢃꢃ  
ꢏꢎꢅꢄ ꢏꢎꢅꢄ ꢊꢎꢋꢏ ꢂꢋꢎꢏꢅ ꢂꢎꢀꢁ ꢅꢊꢎꢀꢁ ꢏꢎꢃꢁ  
ꢊꢎꢆꢄꢁ ꢊꢎꢆꢄꢁ ꢊꢎꢊꢀꢁ ꢊꢎꢄꢋꢁ ꢊꢎꢊꢃꢄ ꢊꢎꢋꢂꢁ ꢊꢎꢆꢏ ꢊꢎꢊꢂ ꢊꢎꢊꢂ ꢊꢎꢊꢂ  
PD[ ꢊꢎꢂꢋꢄ ꢊꢎꢊꢁꢁ ꢊꢎꢁꢊꢁ ꢊꢎꢊꢊꢄ ꢊꢎꢄꢋꢋ ꢊꢎꢄꢋꢃ  
QRP  
PLQ ꢊꢎꢂꢆꢃ ꢊꢎꢊꢀꢁ ꢊꢎꢀꢏꢁ ꢊꢎꢊꢊꢀ ꢊꢎꢄꢄꢅ ꢊꢎꢄꢄꢀ  
LQFKHV  
1RWH  
ꢊꢎꢆꢃꢁ ꢊꢎꢆꢃꢁ ꢊꢎꢊꢆꢁ ꢊꢎꢄꢀꢁ ꢊꢎꢊꢁꢄ ꢊꢎꢋꢊꢁ ꢊꢎꢆꢋ  
ꢂꢎꢈ0LOOLPHWHUꢈGLPHQVLRQVꢈDUHꢈGHULYHGꢈIURPꢈWKHꢈRULJLQDOꢈLQFKꢈGLPHQVLRQVꢎ  
ꢅꢎꢈ'LPHQVLRQꢈLVꢈPHDVXUHGꢈꢊꢎꢊꢆꢊꢈLQFKꢈꢌꢊꢎꢄꢃꢈPPꢍꢈIURPꢈERG\ꢎ  
VRWꢄꢆꢇꢇEBSR  
5HIHUHQFHV  
2XWOLQH  
YHUVLRQ  
(XURSHDQ  
SURMHFWLRQ  
,VVXHꢈGDWH  
,(&  
-('(&  
-(,7$  
ꢂꢅꢉꢊꢀꢉꢂꢋ  
ꢂꢅꢉꢊꢁꢉꢊꢄ  
627ꢂꢅꢀꢀ%  
Fig 1. Package outline SOT1244B  
BLF8G24LS-100V_24LS-100GV  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Objective data sheet  
Rev. 1 — 4 November 2013  
4 of 9  
 
BLF8G24LS-100(G)V  
NXP Semiconductors  
Power LDMOS transistor  
(DUOHVVꢀIODQJHGꢀFHUDPLFꢀSDFNDJHꢁꢀꢂꢀOHDGV  
627ꢃꢄꢅꢅ&  
ꢊꢎꢆꢈPPꢈJDXJHꢈSODQH  
'
/
S
)
$
'
\
4
GHWDLOꢈ;  
Y
$
8
F
%
;
(
8
(
+
$
E
E
Z
%
ș
H
ꢂꢊꢈPP  
VFDOH  
'LPHQVLRQV  
ꢌꢂꢍ  
8QLW  
$
E
E
F
'
'
H
(
(
)
+
/
4
8
8
Y
Z
\
ș
S
ƒ
PD[ ꢀꢎꢄꢁ  
QRP  
ꢂꢎꢀꢂ ꢂꢅꢎꢋꢆ ꢊꢎꢂꢋ ꢅꢊꢎꢊꢅ ꢂꢏꢎꢏꢃ  
ꢏꢎꢁꢆ ꢏꢎꢁꢆ ꢂꢎꢂꢀ ꢂꢀꢎꢆ ꢂꢎꢆꢋ ꢊꢎꢂꢏꢁ ꢅꢊꢎꢄꢊ ꢏꢎꢏꢂ ꢊꢎꢅꢁ ꢊꢎꢅꢁ ꢊꢎꢂꢁ  
ꢂꢋꢎꢊꢆ  
PP  
ƒ
ƒ
PLQ ꢆꢎꢀꢁ  
ꢂꢎꢂꢀ ꢂꢅꢎꢁꢄ ꢊꢎꢂꢊ ꢂꢏꢎꢃꢂ ꢂꢏꢎꢃꢃ  
ꢏꢎꢅꢄ ꢏꢎꢅꢄ ꢊꢎꢋꢏ ꢂꢀꢎꢂ ꢊꢎꢏꢋ ꢊꢎꢊꢁꢁ ꢅꢊꢎꢀꢁ ꢏꢎꢃꢁ  
ꢊꢎꢆꢄꢁ ꢊꢎꢆꢄꢁ ꢊꢎꢊꢀꢁ ꢊꢎꢁꢃꢆ ꢊꢎꢊꢁꢁ ꢊꢎꢊꢊꢋ ꢊꢎꢋꢂꢁ ꢊꢎꢆꢏ ꢊꢎꢊꢂ ꢊꢎꢊꢂ ꢊꢎꢊꢊꢃ  
PD[ ꢊꢎꢂꢋꢄ ꢊꢎꢊꢁꢁ ꢊꢎꢁꢊꢁ ꢊꢎꢊꢊꢄ ꢊꢎꢄꢋꢋ ꢊꢎꢄꢋꢃ  
QRP  
PLQ ꢊꢎꢂꢆꢃ ꢊꢎꢊꢀꢁ ꢊꢎꢀꢏꢁ ꢊꢎꢊꢊꢀ ꢊꢎꢄꢄꢅ ꢊꢎꢄꢄꢀ  
ꢊꢎꢄꢂꢊ  
LQFKHV  
1RWH  
ƒ
ꢊꢎꢆꢃꢁ ꢊꢎꢆꢃꢁ ꢊꢎꢊꢆꢁ ꢊꢎꢁꢁꢁ ꢊꢎꢊꢆꢏ ꢊꢎꢊꢊꢅ ꢊꢎꢋꢊꢁ ꢊꢎꢆꢋ  
ꢂꢎꢈ0LOOLPHWHUꢈGLPHQVLRQVꢈDUHꢈGHULYHGꢈIURPꢈWKHꢈRULJLQDOꢈLQFKꢈGLPHQVLRQVꢎ  
VRWꢄꢆꢇꢇFBSR  
5HIHUHQFHV  
2XWOLQH  
YHUVLRQ  
(XURSHDQ  
SURMHFWLRQ  
,VVXHꢈGDWH  
,(&  
-('(&  
-(,7$  
ꢂꢅꢉꢊꢁꢉꢂꢊ  
ꢂꢅꢉꢊꢁꢉꢆꢊ  
627ꢂꢅꢀꢀ&  
Fig 2. Package outline SOT1244C  
BLF8G24LS-100V_24LS-100GV  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Objective data sheet  
Rev. 1 — 4 November 2013  
5 of 9  
BLF8G24LS-100(G)V  
NXP Semiconductors  
Power LDMOS transistor  
9. Handling information  
CAUTION  
This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling  
electrostatic sensitive devices.  
Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or  
equivalent standards.  
10. Abbreviations  
Table 8.  
Acronym  
Abbreviations  
Description  
3GPP  
CCDF  
CW  
3rd Generation Partnership Project  
Complementary Cumulative Distribution Function  
Continuous Wave  
DPCH  
ESD  
Dedicated Physical CHannel  
ElectroStatic Discharge  
LDMOS  
PAR  
Laterally Diffused Metal Oxide Semiconductor  
Peak-to-Average Ratio  
VSWR  
W-CDMA  
Voltage Standing Wave Ratio  
Wideband Code Division Multiple Access  
11. Revision history  
Table 9.  
Revision history  
Document ID  
Release date Data sheet status  
20131104 Objective data sheet  
Change notice Supersedes  
BLF8G24LS-100V_24LS-100GV v.1  
-
-
BLF8G24LS-100V_24LS-100GV  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Objective data sheet  
Rev. 1 — 4 November 2013  
6 of 9  
 
 
 
BLF8G24LS-100(G)V  
NXP Semiconductors  
Power LDMOS transistor  
12. Legal information  
12.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nxp.com.  
Suitability for use — NXP Semiconductors products are not designed,  
12.2 Definitions  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
malfunction of an NXP Semiconductors product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. NXP Semiconductors and its suppliers accept no liability for  
inclusion and/or use of NXP Semiconductors products in such equipment or  
applications and therefore such inclusion and/or use is at the customer’s own  
risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using NXP Semiconductors products, and NXP Semiconductors  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the NXP  
Semiconductors product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
NXP Semiconductors and its customer, unless NXP Semiconductors and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the NXP Semiconductors product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
NXP Semiconductors does not accept any liability related to any default,  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using NXP  
Semiconductors products in order to avoid a default of the applications and  
the products or of the application or use by customer’s third party  
customer(s). NXP does not accept any liability in this respect.  
12.3 Disclaimers  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, NXP Semiconductors does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information. NXP Semiconductors takes no  
responsibility for the content in this document if provided by an information  
source outside of NXP Semiconductors.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall NXP Semiconductors be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Terms and conditions of commercial sale — NXP Semiconductors  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nxp.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. NXP Semiconductors hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of NXP Semiconductors products by customer.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of NXP Semiconductors.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
BLF8G24LS-100V_24LS-100GV  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Objective data sheet  
Rev. 1 — 4 November 2013  
7 of 9  
 
 
 
 
 
 
 
BLF8G24LS-100(G)V  
NXP Semiconductors  
Power LDMOS transistor  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
NXP Semiconductors’ specifications such use shall be solely at customer’s  
own risk, and (c) customer fully indemnifies NXP Semiconductors for any  
liability, damages or failed product claims resulting from customer design and  
use of the product for automotive applications beyond NXP Semiconductors’  
standard warranty and NXP Semiconductors’ product specifications.  
Non-automotive qualified products — Unless this data sheet expressly  
states that this specific NXP Semiconductors product is automotive qualified,  
the product is not suitable for automotive use. It is neither qualified nor tested  
in accordance with automotive testing or application requirements. NXP  
Semiconductors accepts no liability for inclusion and/or use of  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
non-automotive qualified products in automotive equipment or applications.  
In the event that customer uses the product for design-in and use in  
automotive applications to automotive specifications and standards, customer  
(a) shall use the product without NXP Semiconductors’ warranty of the  
product for such automotive applications, use and specifications, and (b)  
whenever customer uses the product for automotive applications beyond  
12.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
13. Contact information  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
BLF8G24LS-100V_24LS-100GV  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Objective data sheet  
Rev. 1 — 4 November 2013  
8 of 9  
 
 
BLF8G24LS-100(G)V  
NXP Semiconductors  
Power LDMOS transistor  
14. Contents  
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
1.1  
1.2  
1.3  
General description . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits. . . . . . . . . . . . . . . . . . . . 1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2  
Ordering information. . . . . . . . . . . . . . . . . . . . . 2  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Thermal characteristics . . . . . . . . . . . . . . . . . . 3  
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Test information. . . . . . . . . . . . . . . . . . . . . . . . . 3  
Ruggedness in class-AB operation . . . . . . . . . 3  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Handling information. . . . . . . . . . . . . . . . . . . . . 6  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . . 6  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . . 6  
3
4
5
6
7
7.1  
8
9
10  
11  
12  
Legal information. . . . . . . . . . . . . . . . . . . . . . . . 7  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 7  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
12.1  
12.2  
12.3  
12.4  
13  
14  
Contact information. . . . . . . . . . . . . . . . . . . . . . 8  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2013.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 4 November 2013  
Document identifier: BLF8G24LS-100V_24LS-100GV  
 

相关型号:

BLF8G24LS-100VU

BLF8G24LS-100V
NXP

BLF8G24LS-150GVJ

RF FET LDMOS 65V 19DB SOT1244C
ETC

BLF8G24LS-150GVQ

RF FET LDMOS 65V 19DB SOT1244C
ETC

BLF8G24LS-150VJ

RF FET LDMOS 65V 19DB SOT1244B
ETC

BLF8G24LS-150VU

RF FET LDMOS 65V 19DB SOT1244B
ETC

BLF8G24LS-200P

RF Manual 16th edition
NXP

BLF8G24LS-200P,112

RF FET LDMOS 65V 17.2DB SOT539B
ETC

BLF8G24LS-200P,118

RF FET LDMOS 65V 17.2DB SOT539B
ETC

BLF8G24LS-200PNJ

RF FET LDMOS 65V 17.2DB SOT539B
ETC

BLF8G24LS-200PNU

RF FET LDMOS 65V 17.2DB SOT539B
ETC

BLF8G27LS-100GVJ

RF FET LDMOS 65V 17DB SOT1244C
ETC

BLF8G27LS-100GVQ

RF FET LDMOS 65V 17DB SOT1244C
ETC