BUK563-60A-T [NXP]
暂无描述;Philips Semiconductors
Product specification
PowerMOS transistor
Logic level FET
BUK563-60A
GENERAL DESCRIPTION
QUICK REFERENCE DATA
N-channel enhancement mode logic
level field-effect power transistor in
a plastic envelope suitable for
surface mount applications.
The device is intended for use in
automotive and general purpose
switching applications.
SYMBOL
PARAMETER
MAX.
UNIT
VDS
ID
Drain-source voltage
Drain current (DC)
60
21
75
175
85
V
A
W
˚C
mΩ
Ptot
Tj
Total power dissipation
Junction temperature
Drain-source on-state
RDS(ON)
resistance
VGS = 5 V
PINNING - SOT404
PIN CONFIGURATION
SYMBOL
PIN
1
DESCRIPTION
d
mb
gate
2
drain
g
3
source
2
mb drain
1
3
s
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VDS
Drain-source voltage
-
-
-
-
-
60
60
15
20
V
V
V
V
VDGR
±VGS
±VGSM
Drain-gate voltage
RGS = 20 kΩ
Gate-source voltage
Non-repetitive gate-source
voltage
Drain current (DC)
Drain current (DC)
Drain current (pulse peak value)
Total power dissipation
Storage temperature
Junction temperature
-
tp ≤ 50 µs
ID
ID
IDM
Ptot
Tstg
Tj
Tmb = 25 ˚C
Tmb = 100 ˚C
Tmb = 25 ˚C
Tmb = 25 ˚C
-
-
21
15
A
A
A
W
˚C
˚C
-
-
84
-
- 55
-
75
175
175
-
THERMAL RESISTANCES
SYMBOL PARAMETER
CONDITIONS
TYP. MAX. UNIT
Rth j-mb
Rth j-a
Thermal resistance junction to
-
-
2.0
-
K/W
K/W
mounting base
Thermal resistance junction to
ambient
minimum footprint,
FR4 board (see Fig. 18).
50
July 1995
1
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
Logic level FET
BUK563-60A
STATIC CHARACTERISTICS
Tmb = 25 ˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
V(BR)DSS
Drain-source breakdown
voltage
VGS = 0 V; ID = 0.25 mA
60
-
-
V
VGS(TO)
Gate threshold voltage
VDS = VGS; ID = 1 mA
1.0
1.5
1
0.1
10
65
2.0
10
1.0
100
85
V
IDSS
Zero gate voltage drain current VDS = 60 V; VGS = 0 V; Tj = 25 ˚C
Zero gate voltage drain current VDS = 60 V; VGS = 0 V; Tj =125 ˚C
Gate source leakage current
Drain-source on-state
resistance
-
-
-
-
µA
mA
nA
mΩ
IDSS
IGSS
VGS = ±15 V; VDS = 0 V
VGS = 5 V; ID = 10 A
RDS(ON)
DYNAMIC CHARACTERISTICS
Tmb = 25 ˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
gfs
Forward transconductance
VDS = 25 V; ID = 10 A
VGS = 0 V; VDS = 25 V; f = 1 MHz
7
10
-
S
Ciss
Coss
Crss
Input capacitance
Output capacitance
Feedback capacitance
-
-
-
550
230
95
825
350
160
pF
pF
pF
td on
tr
td off
tf
Turn-on delay time
Turn-on rise time
Turn-off delay time
Turn-off fall time
VDD = 30 V; ID = 3 A;
VGS = 5 V; RGS = 50 Ω;
Rgen = 50 Ω
-
-
-
-
10
60
80
65
30
120
110
85
ns
ns
ns
ns
Ld
Internal drain inductance
Measured from upper edge of drain
tab to centre of die
Measured from source lead
soldering point to source bond pad
-
2.5
-
nH
Ls
Internal source inductance
-
7.5
-
nH
REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS
Tmb = 25 ˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
IDR
Continuous reverse drain
-
-
-
21
A
current
IDRM
VSD
Pulsed reverse drain current
Diode forward voltage
-
-
-
-
84
1.7
A
V
IF = 21 A ; VGS = 0 V
1.3
trr
Qrr
Reverse recovery time
Reverse recovery charge
IF = 21 A; -dIF/dt = 100 A/µs;
VGS = 0 V; VR = 30 V
-
-
60
0.25
-
-
ns
µC
AVALANCHE LIMITING VALUE
Tmb = 25 ˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
WDSS
Drain-source non-repetitive
unclamped inductive turn-off
energy
ID = 20 A ; VDD ≤ 25 V ;
VGS = 5 V ; RGS = 50 Ω
-
-
45
mJ
July 1995
2
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
Logic level FET
BUK563-60A
Normalised Power Derating
PD%
120
Zth j-mb / (K/W)
1E+01
1E+00
1E-01
1E-02
110
100
90
80
70
60
50
40
30
20
10
0
0.5
0.2
0.1
0.05
t
p
t
P
0.02
p
D =
D
T
0
t
T
0
20
40
60
80
Tmb /
100 120 140 160 180
C
1E-07
1E-05
1E-03
t / s
1E-01
1E+01
Fig.1. Normalised power dissipation.
PD% = 100 PD/PD 25 ˚C = f(Tmb)
Fig.4. Transient thermal impedance.
Zth j-mb = f(t); parameter D = tp/T
Normalised Current Derating
ID%
ID / A
120
110
100
90
80
70
60
50
40
30
20
10
0
50
40
30
20
10
0
10
7
VGS / V =
5
4
3
2.5
0
20
40
60
80
100 120 140 160 180
0
2
4
6
8
10
Tmb /
C
VDS / V
Fig.2. Normalised continuous drain current.
ID% = 100 ID/ID 25 ˚C = f(Tmb); conditions: VGS ≥ 5 V
Fig.5. Typical output characteristics, Tj = 25 ˚C.
ID = f(VDS); parameter VGS
B
RDS(ON) / Ohm
ID / A
1000
100
10
0.5
2.5
3
3.5
4
0.4
0.3
0.2
0.1
0
4.5
5
tp = 10 us
RDS(ON) = VDS/ID
100 us
1 ms
DC
10
6
10 ms
100 ms
10
1
1
100
0
10
20
ID / A
30
40
VDS / V
Fig.3. Safe operating area. Tmb = 25 ˚C
ID & IDM = f(VDS); IDM single pulse; parameter tp
Fig.6. Typical on-state resistance, Tj = 25 ˚C.
RDS(ON) = f(ID); parameter VGS
July 1995
3
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
Logic level FET
BUK563-60A
VGS(TO) / V
ID / A
40
max.
2
1
0
Tj / C = 25
30
20
10
0
150
typ.
min.
-60
-20
20
60
Tj /
100
140
180
0
1
2
3
4
5
6
7
C
VGS / V
Fig.7. Typical transfer characteristics.
ID = f(VGS) ; conditions: VDS = 25 V; parameter Tj
Fig.10. Gate threshold voltage.
VGS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS
SUB-THRESHOLD CONDUCTION
ID / A
gfs / S
1E-01
1E-02
1E-03
1E-04
1E-05
1E-06
15
10
5
Tj / C = 25
2 %
98 %
typ
150
0
0
0.4
0.8
1.2
VGS / V
1.6
2
2.4
0
10
20
ID / A
30
40
Fig.8. Typical transconductance, Tj = 25 ˚C.
gfs = f(ID); conditions: VDS = 25 V
Fig.11. Sub-threshold drain current.
ID = f(VGS); conditions: Tj = 25 ˚C; VDS = VGS
a
C / pF
Normalised RDS(ON) = f(Tj)
2.0
1.5
1.0
0.5
0
10000
1000
100
Ciss
Coss
Crss
10
-60
-20
20
60
Tj /
100
140
180
0
20
40
C
VDS / V
Fig.9. Normalised drain-source on-state resistance.
a = RDS(ON)/RDS(ON)25 ˚C = f(Tj); ID = 10 A; VGS = 5 V
Fig.12. Typical capacitances, Ciss, Coss, Crss.
C = f(VDS); conditions: VGS = 0 V; f = 1 MHz
July 1995
4
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
Logic level FET
BUK563-60A
WDSS%
VGS / V
12
120
110
100
90
80
70
60
50
40
30
20
10
0
10
8
VDS / V =10
40
6
4
2
0
20
40
60
80
100
120
140
160
180
0
2
4
6
8
10 12 14 16 18 20
QG / nC
Tmb /
C
Fig.13. Typical turn-on gate-charge characteristics.
VGS = f(QG); conditions: ID = 20 A; parameter VDS
Fig.15. Normalised avalanche energy rating.
WDSS% = f(Tmb); conditions: ID = 20 A
IF / A
50
40
30
20
10
0
VDD
+
L
VDS
-
VGS
-ID/100
T.U.T.
0
Tj / C = 150
25
R 01
RGS
shunt
0
1
2
VSDS / V
Fig.16. Avalanche energy test circuit.
WDSS = 0.5 LID2 BVDSS/(BVDSS − VDD
Fig.14. Typical reverse diode current.
IF = f(VSDS); conditions: VGS = 0 V; parameter Tj
)
July 1995
5
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
Logic level FET
BUK563-60A
MECHANICAL DATA
Dimensions in mm
Net Mass: 1.4 g
4.5 max
1.4 max
10.3 max
11 max
15.4
2.5
0.85 max
(x2)
0.5
2.54 (x2)
Fig.17. SOT404 : centre pin connected to mounting base.
MOUNTING INSTRUCTIONS
Dimensions in mm
11.5
9.0
17.5
2.0
3.8
5.08
Fig.18. SOT404 : soldering pattern for surface mounting.
Notes
1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent
damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".
July 1995
6
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
Logic level FET
BUK563-60A
DEFINITIONS
Data sheet status
Objective specification
This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification
This data sheet contains final product specifications.
Limiting values
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and
operation of the device at these or at any other conditions above those given in the Characteristics sections of
this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Philips Electronics N.V. 1996
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the
copyright owner.
The information presented in this document does not form part of any quotation or contract, it is believed to be
accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under patent or other
industrial or intellectual property rights.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices or systems where malfunction of these
products can be reasonably expected to result in personal injury. Philips customers using or selling these products
for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting
from such improper use or sale.
July 1995
7
Rev 1.000
Error Log
563-60.A
1) Level: Format Error
Message: Page break required with Keep enabled
Location: Document Body
Page E1
96-11-11 04:10 pm
相关型号:
BUK563-60AT/R
TRANSISTOR 21 A, 60 V, 0.085 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
NXP
BUK565-100A-T
TRANSISTOR 25 A, 100 V, 0.085 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
NXP
BUK565-200A-T
TRANSISTOR 14 A, 200 V, 0.23 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
NXP
BUK565-200A118
TRANSISTOR 14 A, 200 V, 0.23 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
NXP
BUK565-60A-T
TRANSISTOR 39 A, 60 V, 0.042 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
NXP
©2020 ICPDF网 联系我们和版权申明