BUK7606-75B,118 [NXP]

N-channel TrenchMOS standard level FET D2PAK 3-Pin;
BUK7606-75B,118
型号: BUK7606-75B,118
厂家: NXP    NXP
描述:

N-channel TrenchMOS standard level FET D2PAK 3-Pin

开关 脉冲 晶体管
文件: 总13页 (文件大小:178K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
BUK7606-75B  
AK  
D2P  
N-channel TrenchMOS standard level FET  
Rev. 03 — 3 February 2011  
Product data sheet  
1. Product profile  
1.1 General description  
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic  
package using TrenchMOS technology. This product has been designed and qualified to  
the appropriate AEC standard for use in automotive critical applications.  
1.2 Features and benefits  
AEC Q101 compliant  
Suitable for standard level gate drive  
sources  
Low conduction losses due to low  
on-state resistance  
Suitable for thermally demanding  
environments due to 175 °C rating  
1.3 Applications  
12 V, 24 V and 42 V loads  
Automotive systems  
General purpose power switching  
Motors, lamps and solenoids  
1.4 Quick reference data  
Table 1.  
Symbol  
VDS  
Quick reference data  
Parameter  
Conditions  
Min Typ Max Unit  
drain-source  
voltage  
Tj 25 °C; Tj 175 °C  
-
-
-
-
-
-
75  
V
[1]  
ID  
drain current  
VGS = 10 V; Tmb = 25 °C;  
see Figure 1; see Figure 3  
75  
A
Ptot  
total power  
dissipation  
Tmb = 25 °C; see Figure 2  
300  
W
Static characteristics  
RDSon drain-source  
VGS = 10 V; ID = 25 A;  
Tj = 25 °C; see Figure 11;  
see Figure 12  
-
4.8  
5.6  
mΩ  
on-state  
resistance  
 
 
 
 
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
Table 1.  
Symbol  
Avalanche ruggedness  
Quick reference data …continued  
Parameter Conditions  
Min Typ Max Unit  
EDS(AL)S  
non-repetitive  
drain-source  
ID = 75 A; Vsup 75 V;  
RGS = 50 ; VGS = 10 V;  
-
-
852 mJ  
avalanche energy Tj(init) = 25 °C; unclamped  
Dynamic characteristics  
QGD gate-drain charge VGS = 10 V; ID = 25 A;  
DS = 60 V; Tj = 25 °C;  
see Figure 13  
-
28  
-
nC  
V
[1] Continuous current is limited by package.  
2. Pinning information  
Table 2.  
Pinning information  
Symbol Description  
Pin  
1
Simplified outline  
Graphic symbol  
G
D
S
D
gate  
drain[1]  
mb  
D
S
2
3
source  
G
mb  
mounting base; connected to  
drain  
mbb076  
2
1
3
SOT404 (D2PAK)  
[1] It is not possible to make connection to pin 2.  
3. Ordering information  
Table 3.  
Ordering information  
Type number  
Package  
Name  
Description  
Version  
BUK7606-75B  
D2PAK  
plastic single-ended surface-mounted package (D2PAK); 3 leads SOT404  
(one lead cropped)  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
2 of 13  
 
 
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
4. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134).  
Symbol  
VDS  
Parameter  
Conditions  
Min  
Max  
75  
Unit  
V
drain-source voltage  
drain-gate voltage  
gate-source voltage  
drain current  
Tj 25 °C; Tj 175 °C  
RGS = 20 kΩ  
-
VDGR  
VGS  
-
75  
V
-20  
20  
V
[1]  
[2]  
[1]  
ID  
Tmb = 100 °C; VGS = 10 V; see Figure 1  
-
-
-
-
75  
A
Tmb = 25 °C; VGS = 10 V; see Figure 1;  
see Figure 3  
159  
75  
A
A
IDM  
peak drain current  
Tmb = 25 °C; pulsed; tp 10 µs;  
638  
A
see Figure 3  
Ptot  
Tstg  
Tj  
total power dissipation  
storage temperature  
junction temperature  
Tmb = 25 °C; see Figure 2  
-
300  
175  
175  
W
-55  
-55  
°C  
°C  
Source-drain diode  
[2]  
[1]  
IS  
source current  
Tmb = 25 °C  
-
-
-
159  
75  
A
A
A
ISM  
peak source current  
pulsed; tp 10 µs; Tmb = 25 °C  
638  
Avalanche ruggedness  
EDS(AL)S non-repetitive drain-source  
avalanche energy  
ID = 75 A; Vsup 75 V; RGS = 50 ;  
VGS = 10 V; Tj(init) = 25 °C; unclamped  
-
852  
mJ  
[1] Continuous current is limited by package.  
[2] Current is limited by power dissipation chip rating.  
03ng89  
03na19  
120  
180  
I
D
(A)  
160  
140  
120  
100  
80  
P
der  
(%)  
80  
40  
60  
Capped at 75 A due to package  
40  
20  
0
0
0
50  
100  
150  
200  
25  
50  
75  
100  
125  
150  
175  
T
200  
(°C)  
T
(°C)  
mb  
mb  
Fig 1. Normalized continuous drain current as a  
function of mounting base temperature  
Fig 2. Normalized total power dissipation as a  
function of mounting base temperature  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
3 of 13  
 
 
 
 
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
03ng87  
3
10  
t
= 10 μs  
p
Limit R  
= V /I  
DS D  
DSon  
I
D
(A)  
2
10  
100 μs  
Capped at 75 A due to package  
1 ms  
DC  
10  
10 ms  
100 ms  
1
1  
2
10  
1
10  
10  
V
(V)  
DS  
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage  
5. Thermal characteristics  
Table 5.  
Symbol  
Rth(j-mb)  
Thermal characteristics  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
thermal resistance from  
junction to mounting base  
see Figure 4  
-
-
0.5  
K/W  
Rth(j-a)  
thermal resistance from  
junction to ambient  
mounted on a printed-circuit board;  
minimum footprint  
-
50  
-
K/W  
03ng88  
1
Z
th(j-mb)  
(K/W)  
δ = 0.5  
1  
0.2  
10  
10  
10  
0.1  
0.05  
0.02  
t
p
2  
3  
P
δ =  
T
single shot  
t
t
p
T
6  
5  
4  
3  
2  
1  
10  
10  
10  
10  
10  
10  
1
t
p
(s)  
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
4 of 13  
 
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
6. Characteristics  
Table 6.  
Symbol  
Characteristics  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
Static characteristics  
V(BR)DSS drain-source  
breakdown voltage  
ID = 0.25 mA; VGS = 0 V; Tj = 25 °C  
ID = 0.25 mA; VGS = 0 V; Tj = -55 °C  
75  
70  
2
-
-
V
V
V
-
-
VGS(th)  
gate-source threshold ID = 1 mA; VDS = VGS; Tj = 25 °C;  
3
4
voltage  
see Figure 10  
ID = 1 mA; VDS = VGS; Tj = 175 °C;  
see Figure 10  
1
-
-
-
-
V
V
ID = 1 mA; VDS = VGS; Tj = -55 °C;  
see Figure 10  
4.4  
IDSS  
drain leakage current  
gate leakage current  
VDS = 75 V; VGS = 0 V; Tj = 25 °C  
VDS = 75 V; VGS = 0 V; Tj = 175 °C  
VGS = 20 V; VDS = 0 V; Tj = 25 °C  
VGS = -20 V; VDS = 0 V; Tj = 25 °C  
-
-
-
-
-
0.02  
1
µA  
µA  
nA  
nA  
mΩ  
-
500  
100  
100  
11.8  
IGSS  
2
2
-
RDSon  
drain-source on-state  
resistance  
VGS = 10 V; ID = 25 A; Tj = 175 °C;  
see Figure 11; see Figure 12  
VGS = 10 V; ID = 25 A; Tj = 25 °C;  
see Figure 11; see Figure 12  
-
4.8  
5.6  
mΩ  
Dynamic characteristics  
QG(tot)  
QGS  
QGD  
Ciss  
total gate charge  
ID = 25 A; VDS = 60 V; VGS = 10 V;  
Tj = 25 °C; see Figure 13  
-
-
-
-
-
-
91  
19  
28  
-
-
-
nC  
nC  
nC  
gate-source charge  
gate-drain charge  
input capacitance  
output capacitance  
VGS = 0 V; VDS = 25 V; f = 1 MHz;  
Tj = 25 °C; see Figure 14  
5585 7446 pF  
Coss  
Crss  
845  
263  
1014 pF  
reverse transfer  
capacitance  
360  
pF  
td(on)  
tr  
td(off)  
tf  
turn-on delay time  
rise time  
VDS = 30 V; RL = 1.2 ; VGS = 10 V;  
RG(ext) = 10 ; Tj = 25 °C  
-
-
-
-
-
36  
-
-
-
-
-
ns  
ns  
ns  
ns  
nH  
56  
turn-off delay time  
fall time  
128  
48  
LD  
internal drain  
inductance  
from drain lead 6 mm from package to  
centre of die ; Tj = 25 °C  
4.5  
from upper edge of drain mounting base  
to centre of die ; Tj = 25 °C  
-
-
2.5  
7.5  
-
-
nH  
nH  
LS  
internal source  
inductance  
from source lead to source bond pad ;  
Tj = 25 °C  
Source-drain diode  
VSD  
source-drain voltage  
IS = 40 A; VGS = 0 V; Tj = 25 °C;  
see Figure 15  
-
0.85  
1.2  
V
trr  
reverse recovery time IS = 20 A; dIS/dt = -100 A/µs;  
-
-
86  
-
-
ns  
VGS = -10 V; VDS = 30 V; Tj = 25 °C  
Qr  
recovered charge  
253  
nC  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
5 of 13  
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
03ng98  
03ng97  
400  
8
8
20  
R
(mΩ)  
7
DSon  
I
D
10  
(A)  
6.5  
300  
7
6
5
4
200  
100  
0
5.5  
V
= 4.5 V  
GS  
5
10  
15  
20  
0
2
4
6
8
10  
V
(V)  
V
GS  
(V)  
DS  
Tj = 25 °C; ID = 25 A  
Fig 5. Output characteristics: drain current as a  
function of drain-source voltage; typical values  
Fig 6. Drain-source on-state resistance as a function  
of gate-source voltage; typical values  
03aa35  
03ng95  
1  
10  
120  
g
(S)  
fs  
I
D
(A)  
100  
min  
typ  
max  
2  
3  
4  
5  
6  
10  
80  
60  
40  
20  
0
10  
10  
10  
10  
0
20  
40  
60  
0
2
4
6
V
(V)  
I (A)  
D
GS  
Fig 7. Sub-threshold drain current as a function of  
gate-source voltage  
Fig 8. Gate-source threshold voltage as a function of  
junction temperature  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
6 of 13  
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
03aa32  
03ng96  
5
100  
I
V
D
GS(th)  
(V)  
(A)  
4
3
2
1
0
80  
max  
60  
40  
20  
0
typ  
min  
T = 175 °C  
T = 25 °C  
j
j
0
2
4
6
60  
0
60  
120  
180  
V
GS  
(V)  
T (°C)  
j
Fig 9. Transfer characteristics: drain current as a  
function of gate-source voltage; typical values  
Fig 10. Gate-source threshold voltage as a function of  
junction temperature  
03nb25  
03ng99  
2.4  
14  
V
= 4.5 V  
GS  
R
DSon  
(mΩ)  
a
12  
5
1.6  
10  
8
5.5  
0.8  
8
6
6.5  
6
10  
150  
0
60  
4
0
50  
100  
200  
0
60  
120  
180  
T (°C)  
j
I
(A)  
D
Fig 11. Drain-source on-state resistance as a function  
of drain current; typical values  
Fig 12. Normalized drain-source on-state resistance  
factor as a function of junction temperature  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
7 of 13  
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
03ng94  
03nh00  
10  
8000  
V
(V)  
GS  
C
(pF)  
8
6
4
2
0
C
iss  
6000  
4000  
2000  
0
V
= 14 V  
DD  
V
= 60 V  
DD  
C
C
oss  
rss  
1  
2
10  
1
10  
10  
0
20  
40  
60  
80  
Q
100  
(nC)  
V
(V)  
G
DS  
Fig 13. Gate-source voltage as a function of turn-on  
gate charge; typical values  
Fig 14. Input, output and reverse transfer capacitances  
as a function of drain-source voltage; typical  
values  
03ng93  
100  
I
S
(A)  
80  
60  
40  
20  
0
T = 175 °C  
j
T = 25 °C  
j
0.0  
0.2  
0.4  
0.6  
0.8  
1.0  
(V)  
V
SD  
Fig 15. Reverse diode current as a function of reverse diode voltage; typical value  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
8 of 13  
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
7. Package outline  
Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)  
SOT404  
A
A
E
1
mounting  
base  
D
1
D
H
D
2
L
p
1
3
c
b
e
e
Q
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
D
E
A
A
b
UNIT  
c
D
e
L
H
Q
1
1
p
D
max.  
4.50  
4.10  
1.40  
1.27  
0.85  
0.60  
0.64  
0.46  
1.60  
1.20  
10.30  
9.70  
2.90 15.80 2.60  
2.10 14.80 2.20  
mm  
11  
2.54  
REFERENCES  
JEDEC JEITA  
EUROPEAN  
PROJECTION  
OUTLINE  
VERSION  
ISSUE DATE  
IEC  
05-02-11  
06-03-16  
SOT404  
Fig 16. Package outline SOT404 (D2PAK)  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
9 of 13  
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
8. Revision history  
Table 7.  
Revision history  
Document ID  
BUK7606-75B v.3  
Modifications:  
Release date  
Data sheet status  
Change notice  
Supersedes  
20110203  
Product data sheet  
-
BUK75_7606_75B v.2  
The format of this data sheet has been redesigned to comply with the new identity guidelines  
of NXP Semiconductors.  
Legal texts have been adapted to the new company name where appropriate.  
Type number BUK7606-75B separated from data sheet BUK75_7606_75B v.2.  
BUK75_7606_75B v.2 20020920  
(9397 750 10278)  
Product data  
-
-
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
10 of 13  
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
9. Legal information  
9.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Definition  
Objective [short] data sheet  
Development  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term 'short data sheet' is explained in section "Definitions".  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product  
status information is available on the Internet at URL http://www.nxp.com.  
Suitability for use in automotive applications — This NXP  
9.2 Definitions  
Semiconductors product has been qualified for use in automotive  
applications. The product is not designed, authorized or warranted to be  
suitable for use in medical, military, aircraft, space or life support equipment,  
nor in applications where failure or malfunction of an NXP Semiconductors  
product can reasonably be expected to result in personal injury, death or  
severe property or environmental damage. NXP Semiconductors accepts no  
liability for inclusion and/or use of NXP Semiconductors products in such  
equipment or applications and therefore such inclusion and/or use is at the  
customer’s own risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Quick reference data — The Quick reference data is an extract of the  
product data given in the Limiting values and Characteristics sections of this  
document, and as such is not complete, exhaustive or legally binding.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
NXP Semiconductors and its customer, unless NXP Semiconductors and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the NXP Semiconductors product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
Customers are responsible for the design and operation of their applications  
and products using NXP Semiconductors products, and NXP Semiconductors  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the NXP  
Semiconductors product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
9.3 Disclaimers  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, NXP Semiconductors does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information.  
NXP Semiconductors does not accept any liability related to any default,  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using NXP  
Semiconductors products in order to avoid a default of the applications and  
the products or of the application or use by customer’s third party  
customer(s). NXP does not accept any liability in this respect.  
In no event shall NXP Semiconductors be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of NXP Semiconductors.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
Terms and conditions of commercial sale — NXP Semiconductors  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nxp.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
11 of 13  
 
 
 
 
 
 
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. NXP Semiconductors hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of NXP Semiconductors products by customer.  
9.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV,  
FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE,  
ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse,  
QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET,  
TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.  
Export control — This document as well as the item(s) described herein may  
be subject to export control regulations. Export might require a prior  
authorization from national authorities.  
HD Radio and HD Radio logo — are trademarks of iBiquity Digital  
Corporation.  
10. Contact information  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
BUK7606-75B  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 03 — 3 February 2011  
12 of 13  
 
 
BUK7606-75B  
NXP Semiconductors  
N-channel TrenchMOS standard level FET  
11. Contents  
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1  
1.1  
1.2  
1.3  
1.4  
General description . . . . . . . . . . . . . . . . . . . . . .1  
Features and benefits. . . . . . . . . . . . . . . . . . . . .1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1  
Quick reference data . . . . . . . . . . . . . . . . . . . . .1  
2
3
4
5
6
7
8
Pinning information. . . . . . . . . . . . . . . . . . . . . . .2  
Ordering information. . . . . . . . . . . . . . . . . . . . . .2  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3  
Thermal characteristics . . . . . . . . . . . . . . . . . . .4  
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .5  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . .9  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . .10  
9
Legal information. . . . . . . . . . . . . . . . . . . . . . . .11  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . .11  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .11  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . .11  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .12  
9.1  
9.2  
9.3  
9.4  
10  
Contact information. . . . . . . . . . . . . . . . . . . . . .12  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2011.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 3 February 2011  
Document identifier: BUK7606-75B  

相关型号:

BUK7607-30B

TrenchMOS standard level FET
NXP

BUK7607-30B,118

N-channel TrenchMOS standard level FET D2PAK 3-Pin
NXP

BUK7607-55B

TrenchMOS standard level FET
NXP

BUK7608-40B

TRENCHMOS-TM STANDARD LEVELl FET
NXP

BUK7608-40B

N-channel TrenchMOS standard level FETProduction
NEXPERIA

BUK7608-40B,118

N-channel TrenchMOS standard level FET D2PAK 3-Pin
NXP

BUK7608-40B/T3

TRANSISTOR,MOSFET,N-CHANNEL,40V V(BR)DSS,101A I(D),TO-263AB
NXP

BUK7608-40B_15

N-channel TrenchMOS standard level FET
NXP

BUK7608-55

TrenchMOS transistor Standard level FET
NXP

BUK7608-55,118

N-channel TrenchMOS standard level FET D2PAK 3-Pin
NXP

BUK7608-55A

TrenchMOS standard level FET
NXP

BUK7608-55A

N-channel TrenchMOS standard level FETProduction
NEXPERIA