BUK9609-40B,118 [NXP]

N-channel TrenchMOS logic level FET D2PAK 3-Pin;


型号：	BUK9609-40B,118
厂家：	NXP
描述：	N-channel TrenchMOS logic level FET D2PAK 3-Pin 开关脉冲晶体管
文件：	总14页 (文件大小：156K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

BUK9609-40B

N-channel TrenchMOS logic level FET

Rev. 02 — 7 June 2010

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic

package using TrenchMOS technology. This product has been designed and qualified to

the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

 Low conduction losses due to low

 Suitable for logic level gate drive

on-state resistance

sources

 Q101 compliant

 Suitable for thermally demanding

environments due to 175 °C rating

1.3 Applications

 12 V loads

 General purpose power switching

 Motors, lamps and solenoids

 Automotive systems

1.4 Quick reference data

Table 1.

Symbol

V_DS

Quick reference data

Parameter

Conditions

Min Typ Max Unit

drain-source

voltage

T_j≥ 25 °C; T_j≤ 175 °C

[1]

I_D

drain current

V_GS= 5 V; T_mb= 25 °C;

see Figure 1; see Figure 3

P_tot

total power

dissipation

T_mb= 25 °C; see Figure 2

157

Static characteristics

R_DSondrain-source

V_GS= 10 V; I_D= 25 A;

T_j= 25 °C

6.2

7.6

mΩ

on-state

resistance

V_GS= 5 V; I_D= 25 A;

T_j= 25 °C;

see Figure 11; see Figure 12

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

Table 1.

Symbol

Avalanche ruggedness

Quick reference data …continued

Parameter Conditions

Min Typ Max Unit

E_DS(AL)S

non-repetitive

drain-source

I_D= 75 A; V_sup≤ 40 V;

R_GS= 50 Ω; V_GS= 5 V;

241 mJ

avalanche energy T_j(init)= 25 °C; unclamped

Dynamic characteristics

Q_GDgate-drain charge V_GS= 5 V; I_D= 25 A;

_DS= 32 V; T_j= 25 °C;

see Figure 13

[1] Continuous current is limited by package.

2. Pinning information

Table 2.

Pinning information

Symbol Description

Simplified outline

Graphic symbol

gate

drain^[1]

source

mounting base; connected to

drain

mbb076

SOT404 (D2PAK)

[1] It is not possible to make a connection to pin 2.

3. Ordering information

Table 3.

Ordering information

Type number

Package

Name

Description

Version

BUK9609-40B

D2PAK

plastic single-ended surface-mounted package (D2PAK); 3 leads SOT404

(one lead cropped)

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

2 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

4. Limiting values

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

V_DS

Parameter

Conditions

Min

Typ

Max

Unit

drain-source voltage

drain-gate voltage

gate-source voltage

drain current

T_j≥ 25 °C; T_j≤ 175 °C

R_GS= 20 kΩ

V_DGR

V_GS

-15

[1]

I_D

T_mb= 25 °C; V_GS= 5 V;

see Figure 1; see Figure 3

[1]

[2]

T_mb= 100 °C; V_GS= 5 V; see Figure 1

T_mb= 25 °C; V_GS= 5 V;

see Figure 1; see Figure 3

I_DM

peak drain current

T_mb= 25 °C; t_p≤ 10 µs; pulsed;

383

see Figure 3

P_tot

T_stg

T_j

total power dissipation T_mb= 25 °C; see Figure 2

storage temperature

157

175

-55

°C

junction temperature

Source-drain diode

[1]

[2]

I_S

source current

T_mb= 25 °C

I_SM

peak source current

t_p≤ 10 µs; pulsed; T_mb= 25 °C

383

Avalanche ruggedness

E_DS(AL)Snon-repetitive

I_D= 75 A; V_sup≤ 40 V; R_GS= 50 Ω;

241

drain-source

V_GS= 5 V; T_j(init)= 25 °C; unclamped

avalanche energy

[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

3 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

03na19

03nm67

120

100

Capped at 75 A due to package

(%)

(A)

der

100

150

200

100

150

200

(°C)

Fig 1. Continuous drain current as a function of

mounting base temperature

Fig 2. Normalized total power dissipation as a

function of mounting base temperature

03nm65

Limit R

= V /I

DS D

DSon

(A)

= 10

100

1 ms

Capped at 75 A due to package

10 ms

100 ms

(V)

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

4 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

5. Thermal characteristics

Table 5.

Symbol

R_th(j-mb)

Thermal characteristics

Parameter

Conditions

Min

Typ

Max

Unit

thermal resistance

from junction to

mounting base

see Figure 4

0.95

K/W

R_th(j-a)

thermal resistance

from junction to

ambient

minimum footprint ; mounted on a

printed-circuit board

K/W

03nm66

δ = 0.5

th(j-mb)

(K/W)

0.2

0.1

−1

0.05

0.02

−2

−3

δ =

single shot

−6

−5

−4

−3

−2

−1

(s)

Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

5 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

6. Characteristics

Table 6.

Symbol

Characteristics

Parameter

Conditions

Min

Typ

Max

Unit

Static characteristics

V_(BR)DSSdrain-source

breakdown voltage

I_D= 0.25 mA; V_GS= 0 V; T_j= -55 °C

I_D= 0.25 mA; V_GS= 0 V; T_j= 25 °C

1.1

V_GS(th)

gate-source threshold I_D= 1 mA; V_DS= V_GS; T_j= 25 °C;

1.5

voltage

see Figure 10

I_D= 1 mA; V_DS= V_GS; T_j= -55 °C;

see Figure 10

2.3

I_D= 1 mA; V_DS= V_GS; T_j= 175 °C;

see Figure 10

0.5

I_DSS

drain leakage current

gate leakage current

V_DS= 40 V; V_GS= 0 V; T_j= 25 °C

V_DS= 40 V; V_GS= 0 V; T_j= 175 °C

V_DS= 0 V; V_GS= 15 V; T_j= 25 °C

V_DS= 0 V; V_GS= -15 V; T_j= 25 °C

V_GS= 4.5 V; I_D= 25 A; T_j= 25 °C

V_GS= 10 V; I_D= 25 A; T_j= 25 °C

0.02

µA

500

100

µA

I_GSS

R_DSon

drain-source on-state

resistance

mΩ

6.2

V_GS= 5 V; I_D= 25 A; T_j= 175 °C;

see Figure 11; see Figure 12

17.1

V_GS= 5 V; I_D= 25 A; T_j= 25 °C;

7.6

mΩ

see Figure 11; see Figure 12

Dynamic characteristics

Q_G(tot)

Q_GS

Q_GD

C_iss

total gate charge

I_D= 25 A; V_DS= 32 V; V_GS= 5 V;

T_j= 25 °C; see Figure 13

gate-source charge

gate-drain charge

input capacitance

output capacitance

V_GS= 0 V; V_DS= 25 V; f = 1 MHz;

T_j= 25 °C; see Figure 14

2700 3600 pF

C_oss

C_rss

450

207

540

283

reverse transfer

capacitance

t_d(on)

t_r

turn-on delay time

V_DS= 30 V; R_L= 1.2 Ω; V_GS= 5 V;

R_G(ext)= 10 Ω; T_j= 25 °C

rise time

V_DS= 30 V; R_L= 1.2 Ω; V_GS= 5 V;

R_G(ext)= 10 Ω; T_j25 °C

106

t_d(off)

t_f

turn-off delay time

fall time

V_DS= 30 V; R_L= 1.2 Ω; V_GS= 5 V;

108

R_G(ext)= 10 Ω; T_j= 25 °C

L_D

internal drain

inductance

from upper edge of drain mounting base

to centre of die ; T_j= 25 °C

2.5

from drain lead 6 mm from package to

centre of die ; T_j= 25 °C

4.5

7.5

L_S

internal source

inductance

from source lead 6 mm from package to

source bond pad ; T_j= 25 °C

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

6 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

Table 6.

Symbol

Characteristics …continued

Parameter

Conditions

Min

Typ

Max

Unit

Source-drain diode

V_SD

source-drain voltage

I_S= 25 A; V_GS= 0 V; T_j= 25 °C;

see Figure 15

0.85

1.2

t_rr

reverse recovery time I_S= 20 A; dI_S/dt = -100 A/µs;

V_GS= -10 V; V_DS= 30 V; T_j= 25 °C

Q_r

recovered charge

03nm62

03nm61

300

200

100

Label is V (V)

DSon

(A)

(mΩ)

4.8

4.6

4.4

4.2

3.8

3.6

3.4

3.2

2.8

2.6

2.4

(V)

Fig 5. Output characteristics: drain current as a

function of drain-source voltage; typical values

Fig 6. Drain-source on-state resistance as a function

of gate-source voltage; typical values

03ng53

03nm59

−1

(S)

(A)

−2

−3

−4

−5

−6

min

typ

max

(A)

(V)

Fig 7. Sub-threshold drain current as a function of

gate-source voltage

Fig 8. Forward transconductance as a function of

drain current; typical values

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

7 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

03ng52

03nm60

2.5

100

GS(th)

(V)

(A)

2.0

1.5

1.0

0.5

max

typ

min

T = 175 C

T = 25 C

−60

120

180

(V)

T (°C)

Fig 9. Transfer characteristics: drain current as a

function of gate-source voltage; typical values

Fig 10. Gate-source threshold voltage as a function of

junction temperature

03aa27

03nm63

Label is V (V)

3.6 3.8

3.4

3.2

DSon

(mΩ)

1.5

0.5

100

200

300

−60

120

180

T ( C)

(A)

Fig 11. Drain-source on-state resistance as a function

of drain current; typical values

Fig 12. Normalized drain-source on-state resistance

factor as a function of junction temperature

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

8 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

03nm58

03nm64

5000

(V)

iss

(pF)

3750

2500

1250

= 32 V

= 14 V

oss

rss

−2

−1

(nC)

(V)

Fig 13. Gate-source voltage as a function of gate

charge; typical values

Fig 14. Input, output and reverse transfer capacitances

as a function of drain-source voltage; typical

values

03nm57

100

(A)

T = 25 C

T = 175 C

0.0

0.3

0.6

0.9

1.2

(V)

Fig 15. Source current as a function of source-drain voltage; typical values

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

9 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

7. Package outline

Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)

SOT404

mounting

base

2.5

5 mm

scale

DIMENSIONS (mm are the original dimensions)

UNIT

max.

4.50

4.10

1.40

1.27

0.85

0.60

0.64

0.46

1.60

1.20

10.30

9.70

2.90 15.80 2.60

2.10 14.80 2.20

2.54

REFERENCES

JEDEC JEITA

EUROPEAN

PROJECTION

OUTLINE

VERSION

ISSUE DATE

IEC

05-02-11

06-03-16

SOT404

Fig 16. Package outline SOT404 (D2PAK)

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

10 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

8. Revision history

Table 7.

Revision history

Document ID

BUK9609-40B v.2

Modifications:

Release date

Data sheet status

Change notice

Supersedes

20100607

Product data sheet

BUK95_9609_40B-01

• The format of this data sheet has been redesigned to comply with the new identity guidelines

of NXP Semiconductors.

• Legal texts have been adapted to the new company name where appropriate.

• Type number BUK9609-40B separated from data sheet BUK95_9609_40B-01.

BUK95_9609_40B-01

20030415

Product data

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

11 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

9. Legal information

9.1 Data sheet status

Document status^[1][2]

Product status^[3]

Definition

Objective [short] data sheet

Development

This document contains data from the objective specification for product development.

This document contains data from the preliminary specification.

This document contains the product specification.

Preliminary [short] data sheet Qualification

Product [short] data sheet Production

[1]

[2]

[3]

Please consult the most recently issued document before initiating or completing a design.

The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product

status information is available on the Internet at URL http://www.nxp.com.

Suitability for use in automotive applications — This NXP

9.2 Definitions

Semiconductors product has been qualified for use in automotive

applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment,

nor in applications where failure or malfunction of an NXP Semiconductors

product can reasonably be expected to result in personal injury, death or

severe property or environmental damage. NXP Semiconductors accepts no

liability for inclusion and/or use of NXP Semiconductors products in such

equipment or applications and therefore such inclusion and/or use is at the

customer’s own risk.

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. NXP Semiconductors does not give any

representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of

use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is intended

for quick reference only and should not be relied upon to contain detailed and

full information. For detailed and full information see the relevant full data

sheet, which is available on request via the local NXP Semiconductors sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. NXP Semiconductors makes no

representation or warranty that such applications will be suitable for the

specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default,

damage, costs or problem which is based on a weakness or default in the

customer application/use or the application/use of customer’s third party

customer(s) (hereinafter both referred to as “Application”). It is customer’s

sole responsibility to check whether the NXP Semiconductors product is

suitable and fit for the Application planned. Customer has to do all necessary

testing for the Application in order to avoid a default of the Application and the

product. NXP Semiconductors does not accept any liability in this respect.

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

NXP Semiconductors and its customer, unless NXP Semiconductors and

customer have explicitly agreed otherwise in writing. In no event however,

shall an agreement be valid in which the NXP Semiconductors product is

deemed to offer functions and qualities beyond those described in the

Product data sheet.

Quick reference data — The Quick reference data is an extract of the

product data given in the Limiting values and Characteristics sections of this

document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the

Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those given in

the Recommended operating conditions section (if present) or the

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to

be accurate and reliable. However, NXP Semiconductors does not give any

representations or warranties, expressed or implied, as to the accuracy or

completeness of such information and shall have no liability for the

consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental,

punitive, special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal or

replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

Terms and conditions of commercial sale — NXP Semiconductors

products are sold subject to the general terms and conditions of commercial

sale, as published at http://www.nxp.com/profile/terms, unless otherwise

agreed in a valid written individual agreement. In case an individual

agreement is concluded only the terms and conditions of the respective

agreement shall apply. NXP Semiconductors hereby expressly objects to

applying the customer’s general terms and conditions with regard to the

purchase of NXP Semiconductors products by customer.

Notwithstanding any damages that customer might incur for any reason

whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards

customer for the products described herein shall be limited in accordance

with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make

changes to information published in this document, including without

limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior

to the publication hereof.

No offer to sell or license — Nothing in this document may be interpreted or

construed as an offer to sell products that is open for acceptance or the grant,

conveyance or implication of any license under any copyrights, patents or

other industrial or intellectual property rights.

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

12 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

Export control — This document as well as the item(s) described herein may

be subject to export control regulations. Export might require a prior

authorization from national authorities.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV,

FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE,

ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse,

QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET,

TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

9.4 Trademarks

HD Radio and HD Radio logo — are trademarks of iBiquity Digital

Notice: All referenced brands, product names, service names and trademarks

are the property of their respective owners.

Corporation.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

BUK9609-40B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 June 2010

13 of 14

BUK9609-40B

NXP Semiconductors

N-channel TrenchMOS logic level FET

11. Contents

Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1

1.1

1.2

1.3

1.4

General description . . . . . . . . . . . . . . . . . . . . . .1

Features and benefits. . . . . . . . . . . . . . . . . . . . .1

Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1

Quick reference data . . . . . . . . . . . . . . . . . . . . .1

Pinning information. . . . . . . . . . . . . . . . . . . . . . .2

Ordering information. . . . . . . . . . . . . . . . . . . . . .2

Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3

Thermal characteristics . . . . . . . . . . . . . . . . . . .5

Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .6

Package outline . . . . . . . . . . . . . . . . . . . . . . . . .10

Revision history. . . . . . . . . . . . . . . . . . . . . . . . .11

Legal information. . . . . . . . . . . . . . . . . . . . . . . .12

Data sheet status . . . . . . . . . . . . . . . . . . . . . . .12

Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .12

Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . .12

Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .13

9.1

9.2

9.3

9.4

Contact information. . . . . . . . . . . . . . . . . . . . . .13

Please be aware that important notices concerning this document and the product(s)

described herein, have been included in section ‘Legal information’.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 7 June 2010

Document identifier: BUK9609-40B

BUK9609-40B,118 [NXP]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E