CBTD3861PW [NXP]

10-bit level shifting bus switch with output enable; 与输出使能10位的电平转换总线开关
CBTD3861PW
型号: CBTD3861PW
厂家: NXP    NXP
描述:

10-bit level shifting bus switch with output enable
与输出使能10位的电平转换总线开关

总线驱动器 总线收发器 开关 逻辑集成电路 光电二极管
文件: 总16页 (文件大小:316K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
CBTD3861  
10-bit level shifting bus switch with output enable  
Rev. 1 — 19 August 2010  
Product data sheet  
1. General description  
The CBTD3861 provides ten bits of high-speed TTL-compatible bus switching. The low  
ON resistance of the switch allows connections to be made with minimal propagation  
delay.  
The CBTD3861 device is organized as one 10-bit bus switches with one output enable  
(OE) input. When OE is LOW, the switch is on and port A is connected to the B port. When  
OE is HIGH, each switch is disabled.  
The CBTD3861 is characterized for operation from 40 °C to +85 °C.  
2. Features and benefits  
„ Designed to be used in 5 V to 3.3 V level shifting applications with internal diode  
„ 5 Ω switch connection between two ports  
„ TTL-compatible control input levels  
„ Multiple package options  
„ Latch-up protection exceeds 100 mA per JESD78  
„ ESD protection:  
‹ HBM JESD22-A114F exceeds 2000 V  
‹ CDM JESD22-C101C exceeds 1000 V  
3. Ordering information  
Table 1.  
Type number Package  
Temperature  
Ordering information  
Name  
Description  
Version  
range  
CBTD3861PW 40 °C to +85 °C  
TSSOP24  
plastic thin shrink small outline package; 24 leads;  
body width 4.4 mm  
SOT355-1  
SOT556-1  
CBTD3861DK 40 °C to +85 °C  
CBTD3861BQ 40 °C to +85 °C  
SSOP24[1] plastic shrink small outline package; 24 leads;  
body width 3.9 mm; lead pitch 0.635 mm  
DHVQFN24 plastic dual in-line compatible thermal enhanced very thin SOT815-1  
quad flat package; no leads; 24 terminals;  
body 3.5 × 5.5 × 0.85 mm  
[1] Also known as QSOP24 package  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
4. Functional diagram  
2
22  
B1  
A1  
11  
23  
13  
A10  
OE  
B10  
001aam471  
Fig 1. Logic diagram  
5. Pinning information  
5.1 Pinning  
CBTD3861  
CBTD3861  
1
2
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
n.c.  
A1  
V
n.c.  
A1  
1
2
V
CC  
CC  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
B9  
B10  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
B9  
B10  
3
A2  
A2  
3
4
A3  
A3  
4
5
A4  
A4  
5
6
A5  
A5  
6
7
A6  
A6  
7
8
A7  
A7  
8
9
A8  
A8  
9
10  
11  
12  
10  
11  
12  
A9  
A9  
A10  
GND  
A10  
GND  
001aam477  
001aam478  
Fig 2. Pin configuration for TSSOP24 (SOT355-1)  
Fig 3. Pin configuration for SSOP24 (SOT556-1)  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
2 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
CBTD3861  
terminal 1  
index area  
2
3
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
A1  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
B9  
A2  
A3  
4
5
A4  
6
A5  
7
A6  
8
A7  
9
A8  
(1)  
GND  
10  
11  
A9  
A10  
001aam479  
Transparent top view  
(1) The die substrate is attached to this pad using conductive die attach material. It can not be used as supply pin or input.  
Fig 4. Pin configuration for DHVQFN24 (SOT815-1)  
5.2 Pin description  
Table 2.  
Symbol  
n.c.  
Pin description  
Pin  
Description  
1
not connected  
A1 to A10  
GND  
2, 3, 4, 5, 6, 7, 8, 9, 10, 11  
12  
data input/output (A port)  
ground (0 V)  
B1 to B10  
OE  
22, 21, 20, 19, 18, 17, 16, 15, 14, 13 data input/output (B port)  
23  
24  
output enable input (active LOW)  
positive supply voltage  
VCC  
6. Functional description  
Table 3.  
Function selection[1]  
Input  
OE  
L
Input/output  
An, Bn  
An = Bn  
Z
H
[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
3 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
7. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134).[1]  
Tamb = 40 °C to +85 °C, unless otherwise specified.  
Symbol  
VCC  
VI  
Parameter  
Conditions  
Min  
0.5  
0.5  
-
Max  
+7.0  
+7.0  
±128  
-
Unit  
V
supply voltage  
input voltage  
[2]  
V
IO  
output current  
VO < 0 V  
mA  
mA  
°C  
IIK  
input clamping current  
storage temperature  
VI/O = 0 V  
50  
65  
Tstg  
+150  
[1] Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the  
device at these or any other conditions beyond those indicated under Section 8. is not implied. Exposure to absolute-maximum-rated  
conditions for extended periods may affect device reliability.  
[2] The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
8. Recommended operating conditions  
Table 5.  
Operating conditions  
All unused control inputs of the device must be held at VCC or GND to ensure proper device operation.  
Symbol  
VCC  
Parameter  
Conditions  
Min  
4.5  
2.0  
-
Typ  
Max  
5.5  
-
Unit  
V
supply voltage  
-
-
-
-
VIH  
HIGH-state input voltage  
LOW-state input voltage  
ambient temperature  
V
VIL  
0.8  
+85  
V
Tamb  
operating in free air  
40  
°C  
9. Static characteristics  
Table 6.  
Static characteristics  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter Conditions  
Tamb = 40 °C to +85 °C  
Unit  
Min  
Typ[1]  
Max  
1.2  
±1  
VIK  
II  
input clamping voltage  
VCC = 4.5 V; II = 18 mA  
-
-
-
-
-
-
V
input leakage current  
supply current  
VCC = 5.5 V; VI = GND or 5.5 V  
μA  
mA  
ICC  
VCC = 5.5 V; IO = 0 mA;  
VI = VCC or GND  
1.5  
[2]  
ΔICC  
additional supply current per input pin; VCC = 5.5 V; one input  
at 3.4 V, other inputs at VCC or GND  
-
-
2.5  
mA  
Vpass  
CI  
pass voltage  
see Figure 5 to Figure 9  
-
-
-
-
-
-
-
V
input capacitance  
control pins; VI = 3 V or 0 V  
port off; VI = 3 V or 0 V; OE = VCC  
2.5  
4.0  
pF  
pF  
Cio(off)  
off-state input/output  
capacitance  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
4 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
Table 6.  
Static characteristics …continued  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Tamb = 40 °C to +85 °C  
Unit  
Min  
Typ[1]  
Max  
7
[3]  
[3]  
[3]  
RON  
ON resistance  
VCC = 4.5 V; VI = 0 V; II = 64 mA  
VCC = 4.5 V; VI = 0 V; II = 30 mA  
VCC = 4.5 V; VI = 2.4 V; II = 15 mA  
-
-
-
5
5
Ω
Ω
Ω
7
17  
50  
[1] All typical values are at VCC = 5 V, Tamb = 25 °C.  
[2] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.  
[3] Measured by the voltage drop between the nAn and the nBn terminals at the indicated current through the switch. ON resistance is  
determined by the lowest voltage of the two (nAn or nBn) terminals.  
9.1 Typical pass voltage graphs  
001aak834  
001aak835  
3.6  
3.6  
V
V
pass  
pass  
(V)  
(V)  
(1)  
(2)  
(1)  
3.2  
3.2  
(2)  
(3)  
2.8  
2.4  
2.0  
2.8  
2.4  
2.0  
(3)  
(4)  
(4)  
4.4  
4.8  
5.2  
5.6  
4.4  
4.8  
5.2  
5.6  
V
CC  
(V)  
V
CC  
(V)  
(1) ISW = 100 μA  
(2) ISW = 6 mA  
(3) ISW =12 mA  
(4) ISW = 24 mA  
(1) ISW = 100 μA  
(2) ISW = 6 mA  
(3) ISW =12 mA  
(4) ISW = 24 mA  
Fig 5. Pass voltage versus supply voltage;  
Fig 6. Pass voltage versus supply voltage;  
Tamb = 85 °C (typical)  
Tamb = 70 °C (typical)  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
5 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
001aak836  
001aak837  
3.6  
3.6  
V
V
pass  
pass  
(V)  
(V)  
(1)  
(1)  
(2)  
3.2  
3.2  
(2)  
(3)  
(3)  
(4)  
2.8  
2.4  
2.0  
2.8  
2.4  
2.0  
(4)  
4.4  
4.8  
5.2  
5.6  
4.4  
4.8  
5.2  
5.6  
V
CC  
(V)  
V
CC  
(V)  
(1) ISW = 100 μA  
(2) ISW = 6 mA  
(3) ISW =12 mA  
(4) ISW = 24 mA  
(1) ISW = 100 μA  
(2) ISW = 6 mA  
(3) ISW =12 mA  
(4) ISW = 24 mA  
Fig 7. Pass voltage versus supply voltage;  
Fig 8. Pass voltage versus supply voltage;  
Tamb = 25 °C (typical)  
Tamb = 0 °C (typical)  
001aak838  
3.6  
V
pass  
(V)  
3.2  
(1)  
(2)  
2.8  
2.4  
2.0  
(3)  
(4)  
4.4  
4.8  
5.2  
5.6  
V
(V)  
CC  
(1) ISW = 100 μA  
(2) ISW = 6 mA  
(3) ISW =12 mA  
(4) ISW = 24 mA  
Fig 9. Pass voltage versus supply voltage; Tamb = 40 °C (typical)  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
6 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
10. Dynamic characteristics  
Table 7.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 12.  
Symbol Parameter  
Conditions  
Tamb = 40 °C to +85 °C  
Unit  
Min  
Typ  
Max  
[1][2]  
[2]  
tpd  
ten  
tdis  
propagation delay  
An, Bn to Bn, An; see Figure 10  
VCC = 5.0 V ± 0.5 V  
-
-
0.25  
10.0  
6.0  
ns  
ns  
ns  
enable time  
disable time  
OE to An or Bn; see Figure 11  
VCC = 5.0 V ± 0.5 V  
1.8  
1.0  
4.3  
3.0  
[2]  
OE to An or Bn; see Figure 11  
VCC = 5.0 V ± 0.5 V  
[1] The propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified load capacitance,  
when driven by an ideal voltage source (zero output impedance).  
[2]  
t
pd is the same as tPLH and tPHL  
.
ten is the same as tPZL and tPZH  
.
tdis is the same as tPLZ and tPHZ  
.
11. Waveforms  
V
I
V
M
An, Bn input  
GND  
t
t
PLH  
PHL  
V
OH  
V
M
Bn, An output  
V
OL  
001aam475  
Measurement points are given in Table 8.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig 10. The data input (An, Bn) to output (Bn, An) propagation delay times  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
7 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
V
I
V
M
OE input  
output  
GND  
3.5 V  
t
t
PZL  
PLZ  
V
M
LOW-to-OFF  
OFF-to-LOW  
V
X
V
OL  
t
t
PZH  
PHZ  
V
OH  
V
Y
output  
HIGH-to-OFF  
OFF-to-HIGH  
V
M
GND  
outputs  
enabled  
outputs  
disabled  
outputs  
enabled  
001aam476  
Measurement points are given in Table 8.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig 11. Enable and disable times  
Table 8. Measurement points  
Supply voltage  
VCC  
Input  
VI  
Output  
VM  
VM  
VX  
VY  
VCC = 5.0 V ± 0.5 V GND to 3.0 V  
1.5 V  
1.5 V  
VOL + 0.3 V  
VOH 0.3 V  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
8 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
12. Test information  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
V
M
M
10 %  
0 V  
t
t
r
f
t
r
t
f
V
I
90 %  
positive  
pulse  
M
M
10 %  
0 V  
t
W
V
EXT  
R
V
CC  
L
V
V
O
I
G
DUT  
R
C
R
L
T
L
001aae331  
Test data is given in Table 9.  
All input pulses are supplied by generators having the following characteristics: PRR 10 MHz; Zo = 50 Ω.  
The outputs are measured one at a time with one transition per measurement.  
Definitions for test circuit:  
RL = Load resistance.  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
VEXT = External voltage for measuring switching times.  
Fig 12. Test circuit for measuring switching times  
Table 9.  
Test data  
Supply voltage  
Input  
VI  
Load  
CL  
VEXT  
tr, tf  
RL  
tPLH, tPHL  
open  
tPLZ, tPZL  
tPHZ, tPZH  
VCC = 5.0 V ± 0.5 V  
GND to 3.0 V 2.5 ns  
50 pF  
500 Ω  
7.0 V  
open  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
9 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
13. Package outline  
SSOP24: plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm  
SOT556-1  
D
E
A
X
c
y
H
v
M
A
E
Z
13  
24  
A
2
A
(A )  
3
A
1
θ
L
p
L
12  
1
detail X  
w M  
e
b
p
0
2.5  
5 mm  
scale  
DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)  
A
(1)  
(1)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
1
L
p
v
w
y
Z
θ
1
2
3
p
E
max.  
8o  
0o  
8o  
0o  
0.25  
0.10  
1.55  
1.40  
0.31  
0.20  
0.25  
0.18  
8.8  
8.6  
4.0  
3.8  
6.2  
5.8  
0.89  
0.41  
1.05  
0.66  
mm  
1.73  
0.25  
0.01  
0.635  
0.025  
0.25  
0.18  
0.1  
0.0098 0.061  
0.0040 0.055  
0.012 0.0098 0.344 0.157  
0.008 0.0075 0.337 0.150  
0.244  
0.228  
0.035  
0.016  
0.040  
0.026  
inches  
0.068  
0.041  
0.01 0.007 0.004  
Note  
1. Plastic or metal protrusions of 0.2 mm (0.008 inch) maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-18  
SOT556-1  
MO-137  
Fig 13. Package outline SOT556-1 (SSOP24)  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
10 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm  
SOT355-1  
D
E
A
X
c
H
v
M
A
y
E
Z
13  
24  
Q
A
2
(A )  
3
A
A
1
pin 1 index  
θ
L
p
L
1
12  
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
7.9  
7.7  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.5  
0.2  
mm  
1.1  
0.65  
0.25  
1
0.2  
0.13  
0.1  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT355-1  
MO-153  
Fig 14. Package outline SOT355-1 (TSSOP24)  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
11 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package;  
no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm  
SOT815-1  
D
B
A
A
A
E
1
c
detail X  
terminal 1  
index area  
C
e
1
terminal 1  
index area  
y
y
v
M
C
C
A B  
C
1
e
b
w M  
2
11  
L
12  
13  
1
e
2
E
h
24  
23  
14  
X
D
h
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
(1)  
A
(1)  
(1)  
UNIT  
A
b
c
D
D
E
E
h
e
e
e
L
v
w
y
y
1
1
2
1
h
max.  
0.05 0.30  
0.00 0.18  
5.6  
5.4  
4.25  
3.95  
3.6  
3.4  
2.25  
1.95  
0.5  
0.3  
mm  
1
0.2  
0.5  
4.5  
1.5  
0.1  
0.05 0.05  
0.1  
Note  
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
03-04-29  
SOT815-1  
- - -  
- - -  
- - -  
Fig 15. Package outline SOT815-1 (DHVQFN24)  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
12 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
14. Abbreviations  
Table 10. Abbreviations  
Acronym  
CDM  
ESD  
Description  
Charged Device Model  
ElectroStatic Discharge  
Human Body Model  
HBM  
PRR  
Pulse Rate Repetition  
Transistor-Transistor Logic  
TTL  
15. Revision history  
Table 11. Revision history  
Document ID  
Release date  
20100819  
Data sheet status  
Change notice  
Supersedes  
CBTD3861 v.1  
Product data sheet  
-
-
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
13 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
16. Legal information  
16.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nxp.com.  
suitable for use in medical, military, aircraft, space or life support equipment,  
16.2 Definitions  
nor in applications where failure or malfunction of an NXP Semiconductors  
product can reasonably be expected to result in personal injury, death or  
severe property or environmental damage. NXP Semiconductors accepts no  
liability for inclusion and/or use of NXP Semiconductors products in such  
equipment or applications and therefore such inclusion and/or use is at the  
customer’s own risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Customers are responsible for the design and operation of their applications  
and products using NXP Semiconductors products, and NXP Semiconductors  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the NXP  
Semiconductors product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
NXP Semiconductors and its customer, unless NXP Semiconductors and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the NXP Semiconductors product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
NXP Semiconductors does not accept any liability related to any default,  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using NXP  
Semiconductors products in order to avoid a default of the applications and  
the products or of the application or use by customer’s third party  
customer(s). NXP does not accept any liability in this respect.  
16.3 Disclaimers  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, NXP Semiconductors does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall NXP Semiconductors be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Terms and conditions of commercial sale — NXP Semiconductors  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nxp.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. NXP Semiconductors hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of NXP Semiconductors products by customer.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of NXP Semiconductors.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Suitability for use in automotive applications — This NXP  
Semiconductors product has been qualified for use in automotive  
applications. The product is not designed, authorized or warranted to be  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
14 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from national authorities.  
16.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
17. Contact information  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
CBTD3861  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2010. All rights reserved.  
Product data sheet  
Rev. 1 — 19 August 2010  
15 of 16  
CBTD3861  
NXP Semiconductors  
10-bit level shifting bus switch with output enable  
18. Contents  
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 1  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
5
5.1  
5.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3  
6
Functional description . . . . . . . . . . . . . . . . . . . 3  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Recommended operating conditions. . . . . . . . 4  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 4  
Typical pass voltage graphs . . . . . . . . . . . . . . . 5  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
Test information. . . . . . . . . . . . . . . . . . . . . . . . . 9  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 13  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 13  
7
8
9
9.1  
10  
11  
12  
13  
14  
15  
16  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 14  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 14  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
16.1  
16.2  
16.3  
16.4  
17  
18  
Contact information. . . . . . . . . . . . . . . . . . . . . 15  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2010.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 19 August 2010  
Document identifier: CBTD3861  

相关型号:

SI9130DB

5- and 3.3-V Step-Down Synchronous Converters

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1-E3

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135_11

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9136_11

Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130CG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130LG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130_11

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137DB

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137LG

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9122E

500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification Drivers

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY