CBTL04083BBS [NXP]
CBTL04083A/B is a 4 differential channel, 2-to-1 multiplexer/demultiplexer switch for PCI Express Generation 3 (Gen3) applications.; CBTL04083A / B为4个差分通道， 2对1多路复用器/多路分解器开关用于PCI Express第3代（第3代）的应用程序。
| 型号： | CBTL04083BBS |
| 厂家： | 
NXP |
| 描述： | CBTL04083A/B is a 4 differential channel, 2-to-1 multiplexer/demultiplexer switch for PCI Express Generation 3 (Gen3) applications. |
| 文件： | 总20页 (文件大小：447K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CBTL04083A; CBTL04083B
3.3 V, 4 differential channel, 2 : 1 multiplexer/demultiplexer
switch for PCI Express Gen3
Rev. 4 — 25 June 2012
Product data sheet
1. General description
CBTL04083A/B is a 4 differential channel, 2-to-1 multiplexer/demultiplexer switch for
PCI Express Generation 3 (Gen3) applications. The CBTL04083A/B can switch four
differential signals to one of two locations. Using a unique design technique, NXP has
minimized the impedance of the switch such that the attenuation observed through the
switch is negligible, and also minimized the channel-to-channel skew as well as
channel-to-channel crosstalk, as required by the high-speed serial interface.
CBTL04083A/B allows expansion of existing high speed ports for extremely low power.
The device's pin out are optimized to match different application layouts. CBTL04083A
has input and output pins on the opposite of the package, and is suitable for edge
connector(s) with different signal sources on the motherboard. CBTL04083B has outputs
on both sides of the package, and the device can be placed between two connectors to
multiplex differential signals from a controller. Please refer to Section 8 for layout
examples.
2. Features and benefits
4 differential channel, 2 : 1 multiplexer/demultiplexer
High-speed signal switching for 8.0 Gbit/s PCIe Gen3 speed
Low intra-pair skew: 5 ps typical
Low inter-pair skew: 35 ps maximum
High bandwidth:
−3 dB at 8.3 GHz for CBTL04083A
−3 dB at 8.0 GHz for CBTL04083B
Low crosstalk: −29 dB at 4 GHz
Low insertion loss
−0.5 dB at 100 MHz
−1.3 dB at 4 GHz
Low off-state isolation: −20 dB at 4 GHz
Low return loss: −14 dB at 4 GHz
VDD operating range: 3.3 V 10 %
Dual shutdown pins for channel 0/1 and 2/3 independently to minimize power
consumption
ESD tolerance:
2000 V HBM
1000 V CDM
HVQFN42 package
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
3. Applications
Routing of high-speed differential signals with low signal attenuation
PCIe Gen3
DisplayPort 1.2
USB 3.0
SATA 6 Gbit/s
4. Ordering information
Table 1.
Ordering information
Package
Name
Type number
Description
Version
CBTL04083ABS[1] HVQFN42
plastic thermal enhanced very thin quad flat package; no leads;
42 terminals; body 3.5 × 9 × 0.85 mm[3]
SOT1144-1
CBTL04083BBS[2] HVQFN42
plastic thermal enhanced very thin quad flat package; no leads;
42 terminals; body 3.5 × 9 × 0.85 mm[3]
SOT1144-1
[1] CBTL04083ABS is available in tape and reel formats with different tape widths — 16 mm and 24 mm:
For 16 mm tape width, order CBTL04083ABS 9352 941 24518 (“518” indicates 16 mm wide carrier tape).
For 24 mm tape width, order CBTL04083ABS 9352 941 24558 (“558” indicates 24 mm wide carrier tape).
[2] CBTL04083BBS is available in tape and reel formats with different tape widths — 16 mm and 24 mm:
For 16 mm tape width, order CBTL04083BBS 9352 941 25518 (“518” indicates 16 mm wide carrier tape).
For 24 mm tape width, order CBTL04083BBS 9352 941 25558 (“558” indicates 24 mm wide carrier tape).
[3] Total height after printed-circuit board mounting = 1.0 mm maximum.
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
2 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
5. Functional diagram
A0_P
A0_N
A1_P
A1_N
B0_P
B0_N
B1_P
B1_N
C0_P
C0_N
C1_P
C1_N
XSD01
A2_P
A2_N
A3_P
A3_N
B2_P
B2_N
B3_P
B3_N
C2_P
C2_N
C3_P
C3_N
XSD23
SEL
002aaf752
Fig 1. Functional diagram of CBTL04083A/B
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
3 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
6. Pinning information
6.1 Pinning
CBTL04083ABS
CBTL04083BBS
GND
A0_P
A0_N
GND
1
38 B0_P
37 B0_N
36 B1_P
35 B1_N
34 C0_P
33 C0_N
32 C1_P
31 C1_N
A0_P
A0_N
C0_P
C0_N
A1_P
A1_N
1
2
3
4
5
6
7
8
9
38 GND
37 B0_P
36 B0_N
35 GND
2
3
4
5
6
7
8
9
V
34 V
DD
DD
A1_P
A1_N
33 B1_P
32 B1_N
C1_P
C1_N
V
DD
31 V
DD
SEL
30
V
V
DD
30 SEL
29 GND
28 B2_P
27 B2_N
DD
GND 10
A2_P 11
A2_N 12
29 B2_P
28 B2_N
27 B3_P
26 B3_N
25 C2_P
24 C2_N
23 C3_P
22 C3_N
A2_P 10
A2_N 11
C2_P 12
C2_N 13
A3_P 14
A3_N 15
C3_P 16
C3_N 17
V
DD
13
26 V
DD
GND 14
A3_P 15
A3_N 16
GND 17
25 GND
24 B3_P
23 B3_N
22 GND
GND
(exposed
thermal pad)
GND
(exposed
thermal pad)
002aaf744
002aaf751
Transparent top view
Transparent top view
a. CBTL04083A
Fig 2. Pin configuration for HVQFN42
b. CBTL04083B
6.2 Pin description
Table 2.
Symbol
Pin description
Pin
Type
Description
CBTL04083A CBTL04083B
A0_P
A0_N
A1_P
A1_N
A2_P
A2_N
A3_P
A3_N
2
1
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
channel 0, port A differential signal input/output
channel 1, port A differential signal input/output
channel 2, port A differential signal input/output
channel 3, port A differential signal input/output
3
2
6
5
7
6
11
12
15
16
10
11
14
15
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
4 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
Table 2.
Symbol
Pin description …continued
Pin
Type
Description
CBTL04083A CBTL04083B
B0_P
B0_N
B1_P
B1_N
B2_P
B2_N
B3_P
B3_N
C0_P
C0_N
C1_P
C1_N
C2_P
C2_N
C3_P
C3_N
SEL
38
37
36
35
29
28
27
26
34
33
32
31
25
24
23
22
9
37
36
33
32
28
27
24
23
3
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
channel 0, port B differential signal input/output
channel 1, port B differential signal input/output
channel 2, port B differential signal input/output
channel 3, port B differential signal input/output
channel 0, port C differential signal input/output
channel 1, port C differential signal input/output
channel 2, port C differential signal input/output
channel 3, port C differential signal input/output
4
7
8
12
13
16
17
30
CMOS
operation mode select
single-ended input
SEL = LOW: A → B
SEL = HIGH: A → C
XSD01
XSD23
41
40
20
CMOS
Shutdown pin; should be driven LOW or connected to
single-ended input GND for normal operation. When HIGH, channel 0 and
channel 1 are switched off (non-conducting
high-impedance state), and supply current consumption
is minimized.
19
CMOS
Shutdown pin; should be driven LOW or connected to
single-ended input GND for normal operation. When HIGH, channel 2 and
channel 3 are switched off (non-conducting
high-impedance state), and supply current consumption
is minimized.
VDD
5, 8, 13, 18,
9, 19, 21, 26, power
positive supply voltage, 3.3 V 10 %
20, 30, 40, 42 31, 34, 39, 41
GND[1]
1, 4, 10, 14,
17, 21, 39,
center pad
18, 22, 25,
29, 35, 38, 42,
center pad
ground
supply ground
[1] HVQFN32 package die supply ground is connected to both GND pins and exposed center pad. GND pins and the exposed center pad
must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the
exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through
the board, thermal vias need to be incorporated in the printed-circuit board in the thermal pad region.
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
5 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
7. Functional description
Refer to Figure 1 “Functional diagram of CBTL04083A/B”.
7.1 Function selection
Table 3.
Function selection
X = Don’t care.
XSD01
XSD23
SEL
X
Function
HIGH
-
An, Bn and Cn pins are high-Z, n = 0, 1
An to Bn, n = 0, 1
LOW
-
LOW
HIGH
X
LOW
-
An to Cn, n = 0, 1
-
-
-
HIGH
LOW
LOW
An, Bn and Cn pins are high-Z, n = 2, 3
An to Bn, n = 2, 3
LOW
HIGH
An to Cn, n = 2, 3
7.2 Shutdown function
The CBTL04083A/B provides a shutdown function to minimize power consumption when
the application is not active, but power to the CBTL04083A/B is provided. Pin XSD01 and
XSD23 (active HIGH) puts channel 0/1 and 2/3 (respectively) in high-impedance state
(non-conducting) while reducing current consumption to near-zero.
Table 4.
XSD01
HIGH
LOW
-
Shutdown function
XSD23
Channel 0
Channel 1
Channel 2
Channel 3
-
high-Z
high-Z
-
-
-
active
active
-
-
HIGH
LOW
-
-
-
-
high-Z
active
high-Z
active
-
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
6 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
8. Application design-in information
CBTL04083A
PCI EXPRESS
CONTROLLER
CBTL04083B
002aaf840
Fig 3. A/B pinout difference (layout)
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
7 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
9. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDD
Parameter
Conditions
Min
−0.3
−40
-
Max
+4.6
+85
Unit
V
supply voltage
Tcase
case temperature
electrostatic discharge voltage
°C
V
[1]
[2]
VESD
HBM
CDM
2000
1000
-
V
[1] Human Body Model: ANSI/EOS/ESD-S5.1-1994, standard for ESD sensitivity testing, Human Body Model -
Component level; Electrostatic Discharge Association, Rome, NY, USA.
[2] Charged Device Model: ANSI/EOS/ESD-S5.3-1-1999, standard for ESD sensitivity testing, Charged Device
Model - Component level; Electrostatic Discharge Association, Rome, NY, USA.
10. Recommended operating conditions
Table 6.
Recommended operating conditions
Symbol Parameter
Conditions
Min
3.0
-
Typ
Max
3.6
Unit
V
VDD
VI
supply voltage
3.3
input voltage
-
-
VDD
+85
V
Tamb
ambient temperature
operating in free air
−40
°C
11. Static characteristics
Table 7.
Static characteristics
VDD = 3.3 V 10 %; Tamb = −40 °C to +85 °C; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ[1]
Max
Unit
IDD
supply current
operating mode (both XSD01
and XSD23 are LOW);
VDD = max.
-
2.7
5
mA
shutdown mode (both XSD01
and XSD23 are HIGH);
VDD = max.
-
-
1
μA
IIH
IIL
HIGH-level input current
LOW-level input current
HIGH-level input voltage
LOW-level input voltage
input voltage
VDD = max.; VI = VDD
VDD = max.; VI = GND
SEL, XSD01, XSD23 pins
SEL, XSD01, XSD23 pins
differential pins
-
-
-
-
-
-
-
-
-
5[2]
5[2]
μA
μA
V
-
VIH
VIL
VI
0.65VDD
-
−0.5
0.35VDD
2.4
V
-
V
SEL, XSD01, XSD23 pins
-
VDD
2
V
VIC
VID
common-mode input voltage
differential input voltage
0
-
V
peak-to-peak
1.6
V
[1] Typical values are at VDD = 3.3 V, Tamb = 25 °C, and maximum loading.
[2] Input leakage current is 50 μA if differential pairs are pulled to HIGH and LOW.
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
8 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
12. Dynamic characteristics
Table 8.
Dynamic characteristics
VDD = 3.3 V 10 %; Tamb = −40 °C to +85 °C; unless otherwise specified.
Symbol Parameter
Conditions
Min
Typ[1] Max
Unit
DDNEXT differential near-end crosstalk
adjacent channels are ON
f = 4 GHz
-
-
−29
−45
-
-
dB
dB
f = 100 MHz
DDIL
differential insertion loss
channel is OFF
f = 4 GHz
-
-
−20
−50
-
-
dB
dB
f = 100 MHz
channel is ON
f = 4 GHz
-
-
−1.3
−0.5
−14
−24
6
-
-
dB
dB
dB
dB
Ω
f = 100 MHz
DDRL
differential return loss
f = 4 GHz
f = 100 MHz
-
-
-
-
-
-
-
-
-
-
-
-
Ron
ON-state resistance
VDD = 3.3 V; VI = 2 V; II = 19 mA
Cio(on)
B−3dB
on-state input/output capacitance
−3 dB bandwidth
1.5
8.3
8.0
60
pF
CBTL04083A
CBTL04083B
GHz
GHz
ps
tPD
propagation delay
from left-side port to right-side port,
or vice versa
Switching characteristics
tstartup
start-up time
supply voltage valid or XSD01/XSD23
going LOW to channel specified
operating characteristics
-
-
10
ms
tPZH
tPZL
tPHZ
tPLZ
tsk(dif)
tsk
OFF-state to HIGH propagation delay
OFF-state to LOW propagation delay
HIGH to OFF-state propagation delay
LOW to OFF-state propagation delay
differential skew time
-
-
-
-
-
-
-
-
300
70
50
50
-
ns
ns
ns
ns
ps
ps
-
-
intra-pair
inter-pair
5
-
skew time
35
[1] Typical values are at VDD = 3.3 V; Tamb = 25 °C, and maximum loading.
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
9 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
V
DD
SEL
output 1
output 2
0.5V
PZL
0.5V
PLZ
DD
DD
0 V
t
t
V
V
V
V
OH
OL
OH
OL
0.85V
OH
0.25V
OH
t
t
PHZ
PZH
0.85V
OH
0.25V
OH
002aag013
Output 1 is for an output with internal conditions such that the output is LOW except when disabled
by the output control.
Output 2 is for an output with internal conditions such that the output is HIGH except when disabled
by the output control.
The outputs are measured one at a time with one transition per measurement.
Fig 4. Voltage waveforms for enable and disable times
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
10 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
13. Test information
2 × V
IC
open
GND
V
DD
R
200 Ω
L
V
V
O
IC
PULSE
DUT
GENERATOR
R
L
200 Ω
C
50 pF
L
R
T
002aag014
CL = load capacitance; includes jig and probe capacitance.
RT = termination resistance; should be equal to Zo of the pulse generator.
All input pulses are supplied by generators having the following characteristics: PRR ≤ 5 MHz;
Zo = 50 Ω; tr ≤ 2.5 ns; tf ≤ 2.5 ns.
Fig 5. Test circuitry for switching times
4-PORT, 20 GHz
NETWORK ANALYZER
PORT 2 PORT 3
PORT 1
PORT 4
DUT
002aae655
Fig 6. Test circuit
Table 9.
Test
Test data
Load
CL
Switch
RL
tPLZ, tPZL (output on B side)
50 pF
50 pF
-
200 Ω
200 Ω
200 Ω
2 × VIC
GND
tPHZ, tPZH (output on B side)
tPD
open
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
11 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
14. Package outline
HVQFN42: plastic thermal enhanced very thin quad flat package; no leads;
42 terminals; body 3.5 x 9 x 0.85 mm
SOT1144-1
D
B
A
terminal 1
index area
E
A
A
1
c
detail X
e
1
1/2 e
e
C
v
C A
C
B
b
L
y
y
w
C
1
18
21
17
22
e
E
h
e
2
1
38
terminal 1
index area
42
39
X
D
h
0
2.5
5 mm
scale
Dimensions
(1)
Unit
A
A
1
b
c
D
D
h
E
E
h
e
e
e
2
L
v
w
y
y
1
1
max 1.00 0.05 0.30
3.6 2.15 9.1 7.70
0.5
mm nom 0.85 0.02 0.25 0.2 3.5 2.05 9.0 7.55 0.5 1.5 8.0 0.4 0.1 0.05 0.05 0.1
min 0.80 0.00 0.20 3.4 1.95 8.9 7.40 0.3
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
sot1144-1_po
References
Outline
version
European
projection
Issue date
IEC
- - -
JEDEC
- - -
JEITA
- - -
09-08-28
11-08-23
SOT1144-1
Fig 7. Package outline SOT1144-1 (HVQFN42)
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
12 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
15. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account
of soldering ICs can be found in Application Note AN10365 “Surface mount reflow
soldering description”.
15.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to
Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
the mechanical and the electrical connection. There is no single soldering method that is
ideal for all IC packages. Wave soldering is often preferred when through-hole and
Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
densities that come with increased miniaturization.
15.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from
a standing wave of liquid solder. The wave soldering process is suitable for the following:
• Through-hole components
• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
packages which have solder lands underneath the body, cannot be wave soldered. Also,
leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
due to an increased probability of bridging.
The reflow soldering process involves applying solder paste to a board, followed by
component placement and exposure to a temperature profile. Leaded packages,
packages with solder balls, and leadless packages are all reflow solderable.
Key characteristics in both wave and reflow soldering are:
• Board specifications, including the board finish, solder masks and vias
• Package footprints, including solder thieves and orientation
• The moisture sensitivity level of the packages
• Package placement
• Inspection and repair
• Lead-free soldering versus SnPb soldering
15.3 Wave soldering
Key characteristics in wave soldering are:
• Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are
exposed to the wave
• Solder bath specifications, including temperature and impurities
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
13 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
15.4 Reflow soldering
Key characteristics in reflow soldering are:
• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 8) than a SnPb process, thus
reducing the process window
• Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
• Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak
temperature is high enough for the solder to make reliable solder joints (a solder paste
characteristic). In addition, the peak temperature must be low enough that the
packages and/or boards are not damaged. The peak temperature of the package
depends on package thickness and volume and is classified in accordance with
Table 10 and 11
Table 10. SnPb eutectic process (from J-STD-020C)
Package thickness (mm) Package reflow temperature (°C)
Volume (mm3)
< 350
235
≥ 350
220
< 2.5
≥ 2.5
220
220
Table 11. Lead-free process (from J-STD-020C)
Package thickness (mm) Package reflow temperature (°C)
Volume (mm3)
< 350
260
350 to 2000
> 2000
260
< 1.6
260
250
245
1.6 to 2.5
> 2.5
260
245
250
245
Moisture sensitivity precautions, as indicated on the packing, must be respected at all
times.
Studies have shown that small packages reach higher temperatures during reflow
soldering, see Figure 8.
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
14 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
maximum peak temperature
= MSL limit, damage level
temperature
minimum peak temperature
= minimum soldering temperature
peak
temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 8. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365
“Surface mount reflow soldering description”.
16. Abbreviations
Table 12. Abbreviations
Acronym
CDM
CMOS
DUT
Description
Charged-Device Model
Complementary Metal-Oxide Semiconductor
Device Under Test
ESD
ElectroStatic Discharge
Human Body Model
HBM
I/O
Input/Output
PCI
Peripheral Component Interconnect
PCI express
PCIe
PRR
SATA
USB
Pulse Repetition Rate
Serial Advanced Technology Attachment
Universal Serial Bus
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
15 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
17. Revision history
Table 13. Revision history
Document ID
Release date Data sheet status
Change notice Supersedes
CBTL04083A_CBTL04083B v.3
CBTL04083A_CBTL04083B v.4 20120625
Product data sheet
-
Modifications:
• Section 2 “Features and benefits”:
–
sixth bullet changed from “−35 dB” to “−29 dB”
–
ninth bullet changed from “−20 dB” to “−14 dB”
• Table 1 “Ordering information”:
–
added (new) Table note [1]
–
added (new) Table note [2]
• Table 2 “Pin description”, last table row: GND “Type” changed from “power” to
“ground”
• Table 8 “Dynamic characteristics”:
–
–
–
DDNEXT (condition “f = 4 GHz”) typical value changed from “−35 dB” to “−29 dB”
DDRL (condition “f = 4 GHz”) typical value changed from “−20 dB” to “−14 dB”
DDRL (condition “f = 100 MHz”) typical value changed from “−25 dB” to “−24 dB”
CBTL04083A_CBTL04083B v.3 20110824
CBTL04083A_CBTL04083B v.2 20110524
CBTL04083A_CBTL04083B v.1 20110228
Product data sheet
Product data sheet
Product data sheet
-
-
-
CBTL04083A_CBTL04083B v.2
CBTL04083A_CBTL04083B v.1
-
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
16 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
18. Legal information
18.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
Suitability for use — NXP Semiconductors products are not designed,
18.2 Definitions
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
18.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
17 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
18.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
19. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
CBTL04083A_CBTL04083B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 25 June 2012
18 of 19
CBTL04083A; CBTL04083B
NXP Semiconductors
3.3 V, 4 differential channel, 2 : 1 MUX/deMUX switch for PCIe Gen3
20. Contents
1
2
3
4
5
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 3
6
6.1
6.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 4
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
7
7.1
7.2
Functional description . . . . . . . . . . . . . . . . . . . 6
Function selection. . . . . . . . . . . . . . . . . . . . . . . 6
Shutdown function . . . . . . . . . . . . . . . . . . . . . . 6
8
Application design-in information . . . . . . . . . . 7
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 8
Recommended operating conditions. . . . . . . . 8
Static characteristics. . . . . . . . . . . . . . . . . . . . . 8
Dynamic characteristics . . . . . . . . . . . . . . . . . . 9
Test information. . . . . . . . . . . . . . . . . . . . . . . . 11
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
9
10
11
12
13
14
15
Soldering of SMD packages . . . . . . . . . . . . . . 13
Introduction to soldering . . . . . . . . . . . . . . . . . 13
Wave and reflow soldering . . . . . . . . . . . . . . . 13
Wave soldering. . . . . . . . . . . . . . . . . . . . . . . . 13
Reflow soldering. . . . . . . . . . . . . . . . . . . . . . . 14
15.1
15.2
15.3
15.4
16
17
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 15
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 16
18
Legal information. . . . . . . . . . . . . . . . . . . . . . . 17
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 17
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 18
18.1
18.2
18.3
18.4
19
20
Contact information. . . . . . . . . . . . . . . . . . . . . 18
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2012.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 25 June 2012
Document identifier: CBTL04083A_CBTL04083B
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
CBTL04083BBS,558 CBTL04083ABS,518 CBTL04083BBS,518
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明