HEF4518BP,652 [NXP]

HEF4518B - Dual BCD counter DIP 16-Pin;
HEF4518BP,652
型号: HEF4518BP,652
厂家: NXP    NXP
描述:

HEF4518B - Dual BCD counter DIP 16-Pin

CD 输入元件 光电二极管 逻辑集成电路 触发器
文件: 总14页 (文件大小:736K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
HEF4518B  
Dual BCD counter  
Rev. 8 — 19 April 2016  
Product data sheet  
1. General description  
The HEF4518B is a dual 4-bit internally synchronous BCD counter. The counter has an  
active HIGH clock input (nCP0) and an active LOW clock input (nCP1), buffered outputs  
from all four bit positions (nQ0 to nQ3) and an active HIGH overriding asynchronous  
master reset input (nMR). The counter advances on either the LOW-to-HIGH transition of  
the nCP0 input if nCP1 is HIGH or the HIGH-to-LOW transition of the nCP1 input if nCP0  
is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter and the other  
clock input may be used as a clock enable input. A HIGH on nMR resets the counter (nQ0  
to nQ3 = LOW) independent of nCP0, nCP1. Schmitt trigger action in the clock input  
makes the circuit highly tolerant of slower clock rise and fall times.  
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS  
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.  
2. Features and benefits  
Tolerant of slow clock rise and fall times  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
Specified from 40 C to +85 C  
Complies with JEDEC standard JESD 13-B  
3. Applications  
Multistage synchronous counting  
Multistage asynchronous counting  
Frequency dividers  
4. Ordering information  
Table 1.  
Ordering information  
All types operate from 40 C to +85 C  
Type number  
Package  
Name  
Description  
Version  
HEF4518BT  
SO16  
plastic small outline package; 16 leads; body width 3.9 mm  
SOT109-1  
 
 
 
 
HEF4518B  
Nexperia  
Dual BCD counter  
5. Functional diagram  
ꢀ4ꢁ  
ꢀ4ꢀ  
ꢀ4ꢂ  
ꢀ4ꢄ  
ꢀ&3ꢁ  
ꢀ&3ꢀ  
ꢀ05  
ꢂ4ꢁ ꢀꢀ  
ꢂ4ꢀ ꢀꢂ  
ꢂ4ꢂ ꢀꢄ  
ꢂ4ꢄ ꢀꢅ  
ꢂ&3ꢁ  
ꢀꢁ ꢂ&3ꢀ  
ꢀꢆ ꢂ05  
ꢀꢀꢁDDHꢂꢃꢄ  
Fig 1. Functional diagram  
4ꢁ  
4ꢀ  
4ꢂ  
4ꢄ  
4
4
4
4
4
4
))ꢅ  
))ꢀ  
))ꢂ  
))ꢄ  
&3ꢀ  
&3ꢁ  
7
7
7
7
4
4
&
'
&
'
&
'
&
'
05  
ꢀꢀꢁDDHꢅꢀꢀ  
Fig 2. Logic diagram for one counter  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
2 of 14  
 
HEF4518B  
Nexperia  
Dual BCD counter  
6. Pinning information  
6.1 Pinning  
+()ꢀꢁꢂꢃ%  
ꢀꢇ  
ꢀꢆ  
ꢀꢅ  
ꢀꢄ  
ꢀꢂ  
ꢀꢀ  
ꢀꢁ  
ꢀ&3ꢁ  
ꢀ&3ꢀ  
ꢀ4ꢁ  
9
''  
ꢂ05  
ꢂ4ꢄ  
ꢀ4ꢀ  
ꢂ4ꢂ  
ꢀ4ꢂ  
ꢂ4ꢀ  
ꢀ4ꢄ  
ꢂ4ꢁ  
ꢀ05  
ꢂ&3ꢀ  
ꢂ&3ꢁ  
9
66  
ꢀꢀꢁDDHꢂꢃꢃ  
Fig 3. Pin configuration  
6.2 Pin description  
Table 2.  
Symbol  
Pin description  
Pin  
Description  
1CP0, 2CP0  
1CP1, 2CP1  
1Q0, 2Q0  
1Q1, 2Q1  
1Q2, 2Q2  
1Q3, 2Q3  
1MR, 2MR  
VDD  
1, 9  
2, 10  
3, 11  
4, 12  
5, 13  
6, 14  
7, 15  
16  
clock input (LOW-to-HIGH triggered)  
clock input (HIGH-to-LOW triggered)  
output  
output  
output  
output  
master reset input  
supply voltage  
ground supply voltage  
VSS  
8
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
3 of 14  
 
 
 
HEF4518B  
Nexperia  
Dual BCD counter  
7. Functional description  
Table 3.  
Function table[1]  
nCP0  
nCP1  
nMR  
Mode  
L
H
X
L
L
L
L
L
L
L
H
counter advances  
counter advances  
no change  
X
H
X
no change  
no change  
X
no change  
nQ0 to nQ3 = LOW  
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; = positive-going transition; = negative-going transition.  
ꢀꢁ ꢀꢀ ꢀꢂ ꢀꢄ ꢀꢅ ꢀꢆ ꢀꢇ ꢀꢃ ꢀꢉ  
Q&3ꢁ  
Q&3ꢀ  
Q05  
Q4ꢁ  
Q4ꢀ  
Q4ꢂ  
Q4ꢄ  
ꢀꢀꢁDDHꢅꢀꢆ  
Fig 4. Timing diagram  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
4 of 14  
 
 
HEF4518B  
Nexperia  
Dual BCD counter  
8. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134).  
Symbol  
VDD  
IIK  
Parameter  
Conditions  
Min  
Max  
+18  
Unit  
V
supply voltage  
0.5  
input clamping current  
input voltage  
VI < 0.5 V or VI > VDD + 0.5 V  
VO < 0.5 V or VO > VDD + 0.5 V  
-
10  
mA  
V
VI  
0.5  
VDD + 0.5  
10  
IOK  
output clamping current  
input/output current  
supply current  
-
mA  
mA  
mA  
C  
II/O  
-
10  
IDD  
-
65  
40  
-
50  
Tstg  
Tamb  
Ptot  
P
storage temperature  
ambient temperature  
total power dissipation  
power dissipation  
+150  
+85  
C  
[1]  
SO16 package  
per output  
500  
mW  
mW  
-
100  
[1] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.  
9. Recommended operating conditions  
Table 5.  
Symbol  
VDD  
Recommended operating conditions  
Parameter  
Conditions  
Min  
Typ  
Max  
15  
Unit  
supply voltage  
3
-
-
-
-
-
-
V
VI  
input voltage  
0
VDD  
+85  
3.75  
0.5  
V
Tamb  
ambient temperature  
input transition rise and fall rate  
in free air  
VDD = 5 V  
VDD = 10 V  
VDD = 15 V  
40  
C  
t/V  
-
-
-
s/V  
s/V  
s/V  
0.08  
10. Static characteristics  
Table 6.  
Static characteristics  
VSS = 0 V; VI = VSS or VDD unless otherwise specified.  
Symbol Parameter Conditions  
VDD  
Tamb = 40 C Tamb = 25 C  
Tamb = 85 C Unit  
Min  
3.5  
7.0  
11.0  
-
Max  
Min  
3.5  
7.0  
11.0  
-
Max  
Min  
3.5  
7.0  
11.0  
-
Max  
VIH  
HIGH-level input voltage IO< 1 A  
5 V  
-
-
-
V
V
V
V
V
V
V
V
V
10 V  
15 V  
5 V  
-
-
-
-
-
-
VIL  
LOW-level input voltage  
IO< 1 A  
1.5  
3.0  
4.0  
-
1.5  
3.0  
4.0  
-
1.5  
3.0  
4.0  
-
10 V  
15 V  
5 V  
-
-
-
-
-
-
VOH  
HIGH-level output voltage IO< 1 A  
4.95  
9.95  
14.95  
4.95  
9.95  
14.95  
4.95  
9.95  
14.95  
10 V  
15 V  
-
-
-
-
-
-
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
5 of 14  
 
 
 
 
 
HEF4518B  
Nexperia  
Dual BCD counter  
Table 6.  
Static characteristics …continued  
VSS = 0 V; VI = VSS or VDD unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
Tamb = 40 C Tamb = 25 C  
Tamb = 85 C Unit  
Min  
Max  
0.05  
0.05  
0.05  
1.7  
0.52  
1.3  
3.6  
-
Min  
Max  
0.05  
0.05  
0.05  
1.4  
0.44  
1.1  
3.0  
-
Min  
Max  
0.05  
0.05  
0.05  
VOL  
LOW-level output voltage IO< 1 A  
5 V  
-
-
-
V
V
V
10 V  
15 V  
5 V  
-
-
-
-
-
-
IOH  
HIGH-level output current VO = 2.5 V  
-
-
-
1.1 mA  
0.36 mA  
0.9 mA  
2.4 mA  
VO = 4.6 V  
VO = 9.5 V  
5 V  
-
-
-
10 V  
15 V  
5 V  
-
-
-
VO = 13.5 V  
-
-
-
IOL  
LOW-level output current VO = 0.4 V  
VO = 0.5 V  
0.52  
0.5  
0.36  
-
-
-
mA  
mA  
mA  
10 V  
15 V  
15 V  
5 V  
1.3  
-
1.1  
-
0.9  
VO = 1.5 V  
3.6  
-
3.0  
-
2.4  
II  
input leakage current  
supply current  
VDD = 15 V  
IO = 0 A  
-
-
-
-
-
0.3  
20  
-
-
-
-
-
0.3  
20  
-
-
-
-
-
1.0 A  
150 A  
300 A  
600 A  
IDD  
10 V  
15 V  
-
40  
40  
80  
80  
CI  
input capacitance  
-
7.5  
-
pF  
11. Dynamic characteristics  
Table 7.  
Dynamic characteristics  
VSS = 0 V; Tamb = 25 C; for test circuit see Figure 6; unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
5 V  
Extrapolation formula  
93 ns + (0.55 ns/pF)CL  
44 ns + (0.23 ns/pF)CL  
32 ns + (0.16 ns/pF)CL  
48 ns + (0.55 ns/pF)CL  
24 ns + (0.23 ns/pF)CL  
17 ns + (0.16 ns/pF)CL  
93 ns + (0.55 ns/pF)CL  
44 ns + (0.23 ns/pF)CL  
32 ns + (0.16 ns/pF)CL  
10 ns + (1.00 ns/pF)CL  
9 ns + (0.42 ns/pF)CL  
6 ns + (0.28 ns/pF)CL  
Min  
Typ  
120  
55  
Max Unit  
240 ns  
110 ns  
80 ns  
150 ns  
70 ns  
50 ns  
240 ns  
110 ns  
80 ns  
120 ns  
60 ns  
40 ns  
[1]  
tPHL  
HIGH to LOW  
nCP0, nCP1 to nQn;  
-
-
-
-
-
-
-
-
-
-
-
-
propagation delay see Figure 5  
10 V  
15 V  
5 V  
40  
nMR to nQn;  
see Figure 5  
75  
10 V  
15 V  
5 V  
35  
25  
[1]  
[1]  
tPLH  
LOW to HIGH  
nCP0, nCP1 to nQn;  
120  
55  
propagation delay see Figure 5  
10 V  
15 V  
5 V  
40  
tt  
transition time  
nQn; see Figure 5  
60  
10 V  
15 V  
30  
20  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
6 of 14  
 
HEF4518B  
Nexperia  
Dual BCD counter  
Table 7.  
Dynamic characteristics …continued  
VSS = 0 V; Tamb = 25 C; for test circuit see Figure 6; unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
5 V  
Extrapolation formula  
Min  
60  
30  
20  
60  
30  
20  
30  
20  
16  
50  
30  
20  
50  
30  
20  
50  
30  
20  
8
Typ  
30  
15  
10  
30  
15  
10  
15  
10  
8
Max Unit  
tW  
pulse width  
nCP0 input LOW;  
minimum width;  
see Figure 5  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ns  
10 V  
15 V  
5 V  
ns  
ns  
nCP1 input HIGH;  
minimum width;  
see Figure 5  
ns  
10 V  
15 V  
5 V  
ns  
ns  
nMR input HIGH;  
minimum width;  
see Figure 5  
ns  
10 V  
15 V  
ns  
ns  
trec  
recovery time  
set-up time  
nMR input; see Figure 5 5 V  
10 V  
25  
15  
10  
25  
15  
10  
25  
15  
10  
16  
30  
40  
ns  
ns  
15 V  
5 V  
ns  
tsu  
nCP0 to nCP1;  
see Figure 5  
ns  
10 V  
15 V  
5 V  
ns  
ns  
nCP1 to nCP0;  
see Figure 5  
ns  
10 V  
15 V  
5 V  
ns  
ns  
fmax  
maximum  
frequency  
nCP0, nCP1;  
see Figure 5  
MHz  
MHz  
MHz  
10 V  
15 V  
15  
20  
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).  
Table 8.  
Dynamic power dissipation PD  
PD can be calculated from the formulas shown. VSS = 0 V; tr = tf 20 ns; Tamb = 25 C.  
Symbol  
Parameter  
VDD  
5 V  
Typical formula for PD (W)  
PD = 750 fi + (fo CL) VDD  
Where:  
2
PD  
dynamic power  
dissipation  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
2
2
10 V  
15 V  
PD = 3300 fi + (fo CL) VDD  
PD = 8000 fi + (fo CL) VDD  
VDD = supply voltage in V;  
(fo CL) = sum of the outputs.  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
7 of 14  
HEF4518B  
Nexperia  
Dual BCD counter  
12. Waveforms  
9
,
9
Q&3ꢁꢊLQSXW  
ꢁꢊ9  
0
9
,
Q&3ꢀꢊLQSXW  
ꢁꢊ9  
9
0
ꢁꢊ9  
W
W
VX  
VX  
9
,
Q05ꢊLQSXW  
ꢁꢊ9  
9
0
W
W
W
3+/  
3+/  
3/+  
9
2+  
ꢈꢁꢊꢋ  
Q4QꢊRXWSXW  
9
0
ꢀꢁꢊꢋ  
9
2/  
W
W
W
W
ꢀꢀꢁDDHꢅꢀꢇ  
a. nCP0 and nCP1 set-up times, propagation delays and output transition times  
ꢀꢎI  
PD[  
9
,
Q&3ꢀꢊLQSXWꢊ  
9
9
0
0
ꢌQ&3ꢁꢊ ꢊ/2:ꢍ  
ꢁꢊ9  
W
W
:
:
9
,
Q&3ꢁꢊLQSXWꢊ  
ꢌQ&3ꢀꢊ ꢊ+,*+ꢍ  
ꢁꢊ9  
9
,
9
Q05ꢊLQSXW  
ꢁꢊ9  
0
W
:
W
UHF  
ꢀꢀꢁDDHꢅꢀꢁ  
b. nMR recovery time, minimum nCP0, nCP1, and nMR pulse widths and maximum frequency  
Measurement points are given in table Table 9.  
The logic levels VOH and VOL are typical output voltage levels that occur with the output load.  
Fig 5. Waveforms showing measurements for switching times  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
8 of 14  
 
HEF4518B  
Nexperia  
Dual BCD counter  
W
:
9
,
ꢈꢁꢊꢋ  
ꢈꢁꢊꢋ  
QHJDWLYHꢊ  
SXOVH  
9
9
9
0
0
0
ꢀꢁꢊꢋ  
ꢀꢁꢊꢋ  
ꢁꢊ9  
W
W
U
I
W
W
I
U
9
,
ꢈꢁꢊꢋ  
ꢈꢁꢊꢋ  
SRVLWLYHꢊ  
SXOVH  
9
0
ꢀꢁꢊꢋ  
ꢀꢁꢊꢋ  
ꢁꢊ9  
W
:
ꢀꢀꢁDDMꢅꢄꢁ  
a. Input waveforms  
9
''  
9
9
2
,
*
'87  
&
/
5
7
ꢀꢀꢁDDJꢁꢄꢇ  
b. Test circuit  
Test data is given in Table 9.  
Definitions for test circuit:  
DUT = Device Under Test;  
CL = Load capacitance including jig and probe capacitance;  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
Fig 6. Test circuit for switching times  
Table 9.  
Measurement points and test data  
Supply voltage  
VDD  
Input  
VI  
Load  
CL  
VM  
tr, tf  
5 V to 15 V  
VDD  
0.5VI  
20 ns  
50 pF  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
9 of 14  
 
 
HEF4518B  
Nexperia  
Dual BCD counter  
13. Package outline  
62ꢂꢊꢋꢄSODVWLFꢄVPDOOꢄRXWOLQHꢄSDFNDJHꢌꢄꢂꢊꢄOHDGVꢌꢄERG\ꢄZLGWKꢄꢇꢅꢍꢄPPꢄ  
627ꢂꢎꢍꢏꢂꢄ  
'ꢊ  
(ꢊ  
$ꢊ  
;ꢊ  
Fꢊ  
\ꢊ  
+ꢊ  
(ꢊ  
Yꢊ 0ꢊ  
$ꢊ  
=ꢊ  
ꢀꢇꢊ  
ꢈꢊ  
4ꢊ  
$ꢊ  
ꢂꢊ  
$ꢊ  
ꢌ$ꢊꢊꢍꢊ  
ꢄꢊ  
$ꢊ  
ꢀꢊ  
SLQꢊꢀꢊLQGH[ꢊ  
șꢊ  
/ꢊ  
Sꢊ  
/ꢊ  
ꢀꢊ  
ꢉꢊ  
Hꢊ  
Zꢊ 0ꢊ  
GHWDLOꢊ;ꢊ  
Eꢊ  
Sꢊ  
ꢁꢊ  
ꢂꢏꢆꢊ  
VFDOHꢊ  
ꢆꢊPPꢊ  
',0(16,216ꢄꢈLQFKꢄGLPHQVLRQVꢄDUHꢄGHULYHGꢄIURPꢄWKHꢄRULJLQDOꢄPPꢄGLPHQVLRQVꢉꢄ  
$ꢄ  
ꢈꢂꢉꢄ  
ꢈꢂꢉꢄ  
ꢈꢂꢉꢄ  
81,7ꢄ  
PPꢊ  
$ꢄ  
$ꢄ  
$ꢄ  
Eꢄ  
Fꢄ  
'ꢄ  
(ꢄ  
Hꢄ  
+ꢄ  
/ꢄ  
/ꢄ  
Sꢄ  
4ꢄ  
Yꢄ  
Zꢄ  
\ꢄ  
ꢁꢏꢀꢊ  
=ꢄ  
șꢊ  
ꢂꢄ  
ꢆꢄ  
ꢇꢄ  
Sꢄ  
(ꢄ  
PD[ꢅꢄ  
ꢁꢏꢂꢆꢊ ꢀꢏꢅꢆꢊ  
ꢁꢏꢀꢁꢊ ꢀꢏꢂꢆꢊ  
ꢁꢏꢅꢈꢊ ꢁꢏꢂꢆꢊ ꢀꢁꢏꢁꢊ  
ꢁꢏꢄꢇꢊ ꢁꢏꢀꢈꢊ ꢈꢏꢉꢊ  
ꢅꢏꢁꢊ  
ꢄꢏꢉꢊ  
ꢇꢏꢂꢊ  
ꢆꢏꢉꢊ  
ꢀꢏꢁꢊ  
ꢁꢏꢅꢊ  
ꢁꢏꢃꢊ  
ꢁꢏꢇꢊ  
ꢁꢏꢃꢊ  
ꢁꢏꢄꢊ  
ꢀꢏꢂꢃꢊ  
ꢁꢏꢁꢆꢊ  
ꢀꢏꢁꢆꢊ  
ꢀꢏꢃꢆꢊ  
ꢁꢏ ꢆꢊ ꢁꢏꢂꢆꢊ  
ꢁꢏꢂꢆꢊ  
ꢁꢏꢁꢀꢊ  
Rꢊ  
ꢉꢊ  
Rꢊ  
ꢁꢊ  
ꢁꢏꢁꢀꢁꢁꢊ  
ꢁꢏꢁꢁꢃꢆꢊ  
ꢁꢏꢁꢀꢁꢊ ꢁꢏꢁꢆꢃꢊ  
ꢁꢏꢁꢁꢅꢊ ꢁꢏꢁꢅꢈꢊ  
ꢁꢏꢁꢀꢈꢊ  
ꢁꢏꢁꢀꢅꢊ  
ꢁꢏꢄꢈꢊ ꢁꢏꢀꢇꢊ  
ꢁꢏꢄꢉꢊ ꢁꢏꢀꢆꢊ  
ꢁꢏꢂꢅꢅꢊ  
ꢁꢏꢂꢂꢉꢊ  
ꢁꢏꢁꢄꢈꢊ ꢁꢏꢁꢂꢉꢊ  
ꢁꢏꢁꢀꢇꢊ ꢁꢏꢁꢂꢁꢊ  
ꢁꢏꢁꢂꢉꢊ  
ꢁꢏꢁꢀꢂꢊ  
LQFKHVꢊ  
ꢁꢏꢁꢅꢀꢊ  
ꢁꢏꢁꢇꢈꢊ  
ꢁꢏꢁꢀꢊ ꢁꢏꢁꢀꢊ ꢁꢏꢁꢁꢅꢊ  
1RWHꢄ  
ꢀꢏꢊ3ODVWLFꢊRUꢊPHWDOꢊSURWUXVLRQVꢊRIꢊꢁꢏꢀꢆꢊPPꢊꢌꢁꢏꢁꢁꢇꢊLQFKꢍꢊPD[LPXPꢊSHUꢊVLGHꢊDUHꢊQRWꢊLQFOXGHGꢏꢊꢊ  
ꢄ5()(5(1&(6ꢄ  
ꢄ-('(&ꢄ ꢄ-(,7$ꢄ  
ꢊ06ꢐꢁꢀꢂꢊ  
287/,1(ꢄ  
9(56,21ꢄ  
(8523($1ꢄ  
352-(&7,21ꢄ  
,668(ꢄ'$7(ꢄ  
ꢄ,(&ꢄ  
ꢈꢈꢐꢀꢂꢐꢂꢃꢊ  
ꢁꢄꢐꢁꢂꢐꢀꢈꢊ  
ꢊ627ꢀꢁꢈꢐꢀꢊ  
ꢊꢁꢃꢇ(ꢁꢃꢊ  
Fig 7. Package outline SOT109-1 (SO16)  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
10 of 14  
 
HEF4518B  
Nexperia  
Dual BCD counter  
14. Revision history  
Table 10. Revision history  
Document ID  
HEF4518B v.8  
Modifications:  
HEF4518B v.7  
Modifications:  
Release date  
20160419  
Data sheet status  
Change notice  
Supersedes  
Product data sheet  
-
HEF4518B v.7  
Type number HEF4518BP (SOT38-4) removed.  
20111121 Product data sheet  
-
HEF4518B v.6  
Table 6: IOH minimum values changed to maximum  
Figure 6: added “DUT = Device Under Test”  
HEF4518B v.6  
20091210  
20090727  
20090703  
19950101  
19950101  
Product data sheet  
Product data sheet  
Product data sheet  
Product specification  
Product specification  
-
-
-
-
-
HEF4518B v.5  
HEF4518B v.4  
HEF4518B_CNV v.3  
HEF4518B_CNV v.2  
-
HEF4518B v.5  
HEF4518B v.4  
HEF4518B_CNV v.3  
HEF4518B_CNV v.2  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
11 of 14  
 
HEF4518B  
Nexperia  
Dual BCD counter  
15. Legal information  
15.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nexperia.com.  
Suitability for use — Nexperia products are not designed,  
15.2 Definitions  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
malfunction of a Nexperia product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. Nexperia and its suppliers accept no liability for  
inclusion and/or use of Nexperia products in such equipment or  
applications and therefore such inclusion and/or use is at the customer’s own  
risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the Nexperia  
product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the Nexperia product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
Nexperia does not accept any liability related to any default,  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using Nexperia  
products in order to avoid a default of the applications and  
15.3 Disclaimers  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no  
responsibility for the content in this document if provided by an information  
source outside of Nexperia.  
the products or of the application or use by customer’s third party  
customer(s). Nexperia does not accept any liability in this respect.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall Nexperia be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Terms and conditions of commercial sale — Nexperia  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. Nexperia hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of Nexperia products by customer.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of Nexperia.  
Right to make changes — Nexperia reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
12 of 14  
 
 
 
 
 
 
 
HEF4518B  
Nexperia  
Dual BCD counter  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
Nexperia’s specifications such use shall be solely at customer’s  
own risk, and (c) customer fully indemnifies Nexperia for any  
liability, damages or failed product claims resulting from customer design and  
use of the product for automotive applications beyond Nexperia’s  
standard warranty and Nexperia’s product specifications.  
Non-automotive qualified products — Unless this data sheet expressly  
states that this specific Nexperia product is automotive qualified,  
the product is not suitable for automotive use. It is neither qualified nor tested  
in accordance with automotive testing or application requirements. Nexperia  
accepts no liability for inclusion and/or use of  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
non-automotive qualified products in automotive equipment or applications.  
In the event that customer uses the product for design-in and use in  
automotive applications to automotive specifications and standards, customer  
(a) shall use the product without Nexperia’s warranty of the  
product for such automotive applications, use and specifications, and (b)  
whenever customer uses the product for automotive applications beyond  
15.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
16. Contact information  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
HEF4518B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 8 — 19 April 2016  
13 of 14  
 
 
HEF4518B  
Nexperia  
Dual BCD counter  
17. Contents  
1
2
3
4
5
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 1  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
6
6.1  
6.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3  
7
Functional description . . . . . . . . . . . . . . . . . . . 4  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5  
Recommended operating conditions. . . . . . . . 5  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 6  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 11  
8
9
10  
11  
12  
13  
14  
15  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 12  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 12  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 12  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 12  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
15.1  
15.2  
15.3  
15.4  
16  
17  
Contact information. . . . . . . . . . . . . . . . . . . . . 13  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
© Nexperia B.V. 2017. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 19 April 2016  
 

相关型号:

HEF4518BPB

暂无描述
NXP

HEF4518BPN

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDIP16, PLASTIC, SOT-38-1, DIP-16, Counter
NXP

HEF4518BT

Dual BCD counter
NXP

HEF4518BT

Dual BCD counterProduction
NEXPERIA

HEF4518BT,652

HEF4518B - Dual BCD counter SOP 16-Pin
NXP

HEF4518BT,653

HEF4518B - Dual BCD counter SOP 16-Pin
NXP

HEF4518BT-T

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16, 3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16, Counter
NXP

HEF4518BTD

Synchronous Up Counter
ETC

HEF4518BTD-T

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16, PLASTIC, SOT-109, SO-16, Counter
NXP

HEF4519B

Quadruple 2-input multiplexer
NXP

HEF4519BD

Quadruple 2-input multiplexer
NXP

HEF4519BDB

暂无描述
NXP