I74F38N,602 [NXP]
74F38 - Quad 2-input NAND buffer (open collector) DIP 14-Pin;
| 型号： | I74F38N,602 |
| 厂家： | 
NXP |
| 描述： | 74F38 - Quad 2-input NAND buffer (open collector) DIP 14-Pin 栅 光电二极管 逻辑集成电路 触发器 |
| 文件： | 总8页 (文件大小：75K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
74F38
Quad 2-input NAND buffer (open
collector)
Product specification
IC15 Data Handbook
1990 Oct 04
Philips
Semiconductors
Philips Semiconductors
Product specification
Quad 2-input NAND buffer (open collector)
74F38
FEATURE
PIN CONFIGURATION
• Industrial temperature range available (–40°C to +85°C)
D0a
D0b
Q0
1
2
3
4
5
14
V
CC
13 D3b
12 D3a
11 Q3
TYPICAL
PROPAGATION
DELAY
TYPICAL
SUPPLY CURRENT
(TOTAL)
TYPE
D1a
D1b
74F38
7.0ns
13mA
10 D2b
Q1
6
7
9
8
D2a
Q2
GND
SF00001
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
PKG DWG #
COMMERCIAL RANGE
= 5V ±10%, T = 0°C to +70°C
INDUSTRIAL RANGE
V
CC
V
CC
= 5V ±10%, T
= –40°C to +85°C
amb
amb
14-pin plastic DIP
14-pin plastic SO
N74F38N
N74F38D
I74F38N
SOT27-1
I74F38D
SOT108-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
Dna, Dnb
Qn
DESCRIPTION
74F (U.L.) HIGH/LOW
1.0/2.0
LOAD VALUE HIGH/LOW
20µA/1.2mA
Data inputs
Data output
OC/106.7
OC/64mA
NOTES:
1
2
One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.
OC = open collector
LOGIC DIAGRAM
FUNCTION TABLE
1
2
INPUTS
OUTPUT
D0a
3
6
Q0
D0b
Dna
L
Dnb
Qn
H
4
5
D1a
D1b
L
H
L
Q1
Q2
Q3
L
H
9
D2a
D2b
8
H
H
10
H
H
L
12
13
11
V
= Pin 14
D3a
D3b
CC
NOTES:
GND = Pin 7
H
L
= High voltage level
= Low voltage level
SF00002
LOGIC SYMBOL
IEC/IEEE SYMBOL
&
1
2
3
6
1
2
4
5
9
10 12 13
4
5
D0a D0bD1a D1bD2a D2b D3a D3b
Q0 Q1 Q2 Q3
9
8
10
12
13
11
3
6
8
11
V
= Pin 14
CC
GND = Pin 7
SF00003
SF00043
2
October 4, 1990
853–0052 00620
Philips Semiconductors
Product specification
Quad 2-input NAND buffer (open collector)
74F38
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free air temperature range.)
SYMBOL
PARAMETER
RATING
–0.5 to +7.0
–0.5 to +7.0
–30 to +5
UNIT
V
V
Supply voltage
Input voltage
Input current
CC
IN
V
V
I
mA
V
IN
V
OUT
OUT
Voltage applied to output in high output state
Current applied to output in low output state
Operating free air temperature range
–0.5 to V
128
CC
I
mA
°C
°C
°C
T
amb
Commercial range
Industrial range
0 to +70
–40 to +85
–65 to +150
T
stg
Storage temperature range
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
MIN
4.5
NOM
MAX
V
Supply voltage
5.0
5.5
V
V
CC
IH
IL
V
V
High-level input voltage
Low-level input voltage
Input clamp current
2.0
0.8
–18
4.5
64
V
I
Ik
mA
V
V
OH
High-level output voltage
Low-level output current
I
OL
mA
°C
°C
T
amb
Operating free air temperature range
Commercial range
Industrial range
0
+70
+85
–40
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
1
SYMBOL
PARAMETER
TEST CONDITIONS
LIMITS
UNIT
2
MIN
TYP
MAX
V
V
= MIN, V = MAX, V = MIN,
IL IH
= MAX
CC
OH
I
High-level output current
Low-level output voltage
250
µA
OH
V
V
V
V
= MIN, V = MAX
±10%V
0.55
0.55
-1.2
V
V
V
OL
IK
CC
IL
CC
= MIN, I = MAX
±5%V
0.42
IH
OL
CC
V
Input clamp voltage
= MIN, I = I
IK
-0.73
CC
I
Input current at maximum input
voltage
I
I
V
CC
= MAX, V = 7.0V
100
µA
I
I
I
I
High-level input current
Low-level input current
V
CC
V
CC
V
CC
V
CC
= MAX, V = 2.7V
20
-1.2
7.0
30
µA
mA
mA
mA
IH
I
= MAX, V = 0.5V
IL
I
Supply current (total)
I
= MAX
= MAX
V
IN
= GND
= 4.5V
4.0
22
CC
CCH
I
V
IN
CCL
NOTES:
1
2
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
All typical values are at V = 5V, T = 25°C.
CC
amb
3
October 4, 1990
Philips Semiconductors
Product specification
Quad 2-input NAND buffer (open collector)
74F38
AC ELECTRICAL CHARACTERISTICS
LIMITS
V
= +5.0V
= +25°C
V
= +5.0V ± 10%
= 0°C to +70°C
V
= +5.0V ± 10%
CC
CC
CC
TEST
SYMBOL
PARAMETER
T
amb
T
amb
T = –40°C to +85°C
amb
C = 50pF, R = 500Ω
L L
UNIT
C = 50pF, R = 500Ω
C = 50pF, R = 500Ω
L
L
L
L
MIN
TYP
MAX
MIN
MAX
MIN
MAX
t
t
Propagation delay
Dna, Dnb to Qn
7.5
1.5
10.0
3.0
12.5
5.0
7.5
1.5
13.0
5.5
7.5
1.5
14.5
6.0
PLH
PHL
Waveform 1
ns
AC WAVEFORMS
Dna, Dnb
V
V
M
t
M
t
PHL
PLH
V
V
M
M
Qn
SF00005
Waveform 1. Propagation delay for inverting outputs
NOTE:
For all waveforms, V = 1.5V.
M
TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS
18
16
14
12
t
PLH
10
8
6
4
t
PHL
2
0
0
100
200
300
400
500
600
Load resistor (Ω)
SF00044
NOTE:
When using open collector parts, the value of the pull-up resistor greatly affects the value of the t
1
. For example, changing the specified
PLH
pull-up resistor value from 500Ω to 100Ω will improve the t
up to 50% with only a slight increase in the t
. However, if the value of the
PLH
PHL
pull-up resistor is changed, the user must make certain that the total I current through the resistor and the total I ’s of the receivers does
OL
IL
not exceed the I minimum specification.
OL
4
October 4, 1990
Philips Semiconductors
Product specification
Quad 2-input NAND buffer (open collector)
74F38
TEST CIRCUIT AND WAVEFORM
7.0V
V
CC
t
w
AMP (V)
90%
90%
NEGATIVE
PULSE
V
V
M
R
M
L
V
V
OUT
IN
10%
10%
PULSE
GENERATOR
D.U.T.
0V
t
t )
t
t )
THL ( f
TLH ( r
R
C
R
L
T
L
t
t )
t
t )
TLH ( r
THL ( f
AMP (V)
90%
M
90%
POSITIVE
PULSE
V
V
M
Test Circuit for Open Collector Outputs
DEFINITIONS:
10%
10%
0V
t
w
R
L
C
L
R
T
=
=
=
Load resistor;
see AC electrical characteristics for value.
Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.
Termination resistance should be equal to Z
pulse generators.
Input Pulse Definition
of
INPUT PULSE REQUIREMENTS
OUT
family
V
M
rep. rate
t
w
t
t
amplitude
TLH
THL
2.5ns
2.5ns
74F
3.0V
1.5V
1MHz
500ns
SF00027
5
October 4, 1990
Philips Semiconductors
Product specification
Quad 2-input NAND buffer (open collector)
74F38
DIP14: plastic dual in-line package; 14 leads (300 mil)
SOT27-1
6
1990 Oct 04
Philips Semiconductors
Product specification
Quad 2-input NAND buffer (open collector)
74F38
SO14: plastic small outline package; 14 leads; body width 3.9 mm
SOT108-1
7
1990 Oct 04
Philips Semiconductors
Product specification
Quad 2-input NAND buffer (open collector)
74F38
Data sheet status
[1]
Data sheet
status
Product
status
Definition
Objective
specification
Development
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
Preliminary
specification
Qualification
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make chages at any time without notice in order to
improve design and supply the best possible product.
Product
specification
Production
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Righttomakechanges—PhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.
Sunnyvale, California 94088–3409
Telephone 800-234-7381
print code
Date of release: 10-98
9397-750-05064
Document order number:
Philips
Semiconductors
相关型号：
I74F50729D
Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
NXP
I74F50729N
Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
NXP
©2020 ICPDF网 联系我们和版权申明